US20010011756A1

US20010011756A1 - Method for forming shallow source/drain extension for mos transistor

Info

Publication number: US20010011756A1
Application number: US09/145,785
Authority: US
Inventors: Bin Yu
Original assignee: Individual
Current assignee: Advanced Micro Devices Inc
Priority date: 1998-09-02
Filing date: 1998-09-02
Publication date: 2001-08-09
Anticipated expiration: 2018-09-02
Also published as: US6313505B2

Abstract

A method for making a ULSI MOSFET chip includes forming the gate of a transistor on a silicon substrate, covering the gate with a SiON protective layer, and then implanting a pre-amorphization high dose Si or Ge implant into the substrate. Next, dopant is pre-implanted into the substrate to promote subsequent formation of source and drain extensions, with the SiON layer protecting the gate from the pre-amorphization high dose Si or Ge and from the dopant. Undoped polysilicon and polygermanium is then deposited onto the substrate adjacent the gate at relatively low temperatures (600° C.) to establish elevated source and drain regions without excessively thermally stressing the chip. The SiON layer is removed from the gate, and the gate and elevated source and drain regions are implanted with dopant, followed by rapid thermal annealing to form the source and drain extensions in the substrate below the gate. The gate and elevated source and drain regions are then silicidized.

Description

TECHNICAL FIELD

The present invention relates generally to semiconductor fabrication, and more particularly to methods for fabricating improved ultra-large scale integration (ULSI) semiconductor devices such as ULSI metal oxide silicon field effect transistors (MOSFETs).

BACKGROUND OF THE INVENTION

Semiconductor chips or wafers are used in many applications, including as processor chips for computers, and as integrated circuits and as flash memory for hand held computing devices, wireless telephones, and digital cameras. Regardless of the application, it is desirable that a semiconductor chip hold as many circuits or memory cells as possible per unit area. In this way, the size, weight, and energy consumption of devices that use semiconductor chips advantageously is minimized, while nevertheless improving the memory capacity and computing power of the devices.

A common circuit component of semiconductor chips is the transistor. In ULSI semiconductor chips, a transistor is established by forming a polysilicon gate on a silicon substrate, and then forming a source region and a drain region side by side in the substrate beneath the gate by implanting appropriate dopant materials into the areas of the substrate that are to become the source and drain regions. The gate is insulated from the source and drain regions by a thin gate oxide layer, with small portions of the source and drain regions, referred to as “extensions”, directly underlying the gate. This generally-described structure cooperates to function as a transistor.

As the dimensions of MOSFETs desirably are reduced as discussed above, it will be readily appreciated that the depth to which the source and drain extensions of a transistor penetrates the silicon substrate decreases. Unfortunately, very shallow source/drain extensions are characterized by relatively high series resistances measured laterally across the extensions (i.e., measured in a dimension that is orthogonal to the depth of the extension in the substrate), which is a major cause of drive current degradation in ULSI transistors. Moreover, the shallow extensions increase the difficulty of forming otherwise desirable silicide in the source and drain regions.

To address the above-noted problem, elevated source and drain regions that are formed next to the gate on top of the substrate have been proposed. The elevated source and drain structures, however, have heretofore been formed by epitaxy, which is a high temperature process for depositing pure silicon on the substrate to establish the elevated source and drain regions. Indeed, epitaxy typically requires a deposition temperature of in excess of 1100° C. As recognized herein, the use of such a high temperature degrades the profiles of dopant implants and, hence, degrades transistor performance. Further, epitaxy is an expensive process to undertake. The present invention recognizes and addresses one or more of the above-noted problems.

BRIEF SUMMARY OF THE INVENTION

A method is disclosed for establishing at least one transistor on a semiconductor device. The method includes forming a gate on a semiconductor substrate, and depositing at least one protective layer on the gate. At least one dopant substance is pre-implanted into the substrate, with the protective layer substantially preventing implanting of the dopant substance through the layer into the gate. As intended by the present invention, the pre-implanting of the dopant substance promotes subsequent formation of source and drain extensions. Then, elevated source and drain regions are formed on the substrate adjacent the gate, and at least the elevated source and drain regions are implanted with at least one dopant substance to establish the transistor.

In a preferred embodiment, at least one sidewall spacer is established on the gate prior to the pre-implanting step, and at least one amorphization substance is implanted into the substrate prior to the pre-implanting step. The protective layer substantially prevents implanting the amorphization substance through the layer into the gate. Preferably, the protective layer is then removed from the gate prior to implanting the elevated source and drain regions with dopant, such that at least one dopant substance is implanted into the gate when the elevated source and drain regions are implanted with dopant.

As disclosed in detail below, the method can further include rapidly thermally annealing at least the elevated source and drain regions after implanting the elevated source and drain regions with dopant. This establishes source and drain extension regions in the substrate, which is promoted by the pre-implanting of dopant and amorphization substance. The gate and the elevated source and drain regions are then silicidized.

To minimize the temperature to which the device is subjected during fabrication, the elevated source and drain regions are formed by depositing one or more of polysilicon and polygermanium on the substrate. With this structure, the polysilicon/polygermanium is deposited at a temperature of no more than one thousand degrees Celsius (1000° C.), and indeed can be deposited at a temperature of about six hundred degrees Celsius (600° C.). A semiconductor device made according to the present method, and a digital processing apparatus incorporating the device, are also disclosed.

In another aspect, a method for making an ultra-large scale integration (ULSI) semiconductor device includes forming at least one gate on at least one semiconductor substrate, and forming elevated source and drain regions above the substrate by depositing at least one poly-semiconductor substance on the substrate.

In still another aspect, a semiconductor device includes at least one transistor. In turn, the transistor includes a gate disposed on a silicon substrate and elevated source and drain regions on the substrate next to the gate. In accordance with the present invention, the source and drain regions include at least polysilicon and/or polygermanium.

Other features of the present invention are disclosed or apparent in the section entitled “DETAILED DESCRIPTION OF THE INVENTION”.

BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 is a schematic diagram of a semiconductor device made according to the present invention, shown in combination with a digital processing apparatus; [0013]
FIG. 2 is a flow chart showing the steps of the present invention; [0014]
FIG. 3 is a side view of the device after the gate polysilicon and gate oxide has been formed, during preamorphization implanting; [0015]
FIG. 4 is a side view of the device after the nitride spacers have been formed, during source and drain extension region dopant implantation; [0016]
FIG. 5 is a side view of the device after deposition of the undoped polysilicon adjacent the gate; [0017]
FIG. 6 is a side view of the device after the protective SiON layer has been removed, the source and drain regions have been implanted with dopant, and the device has undergone rapid thermal annealing to form the source and drain extension regions; and [0018]
FIG. 7 is a side view of the device after silicidation. [0019]

DETAILED DESCRIPTION OF THE INVENTION

Referring initially to FIG. 1, a semiconductor device embodied as a [0020] chip 10 is shown incorporated into a digital processing apparatus such as a computer 12. The chip 10 is made in accordance with the below disclosure.
Now referring to FIGS. 2 and 3, as indicated at block [0021] 14 in FIG. 2 and as shown in FIG. 3, using conventional semiconductor fabrication techniques including low pressure chemical vapor deposition (LPCVD) and appropriate etching and lithography, a transistor gate, generally designated 16, is formed on a silicon or other semiconductor substrate 18. As shown, the gate 16 includes a thin insulating gate oxide layer 20 that faces the substrate 18 and a gate polysilicon stack 22 on the gate oxide layer 20.
Additionally, as indicated at [0022] block 24 in FIG. 2 and as shown in FIG. 3, a protective silicon-oxygen-nitrogen (SiON) layer 26 is deposited on the top of the gate 16. Then, an amorphization substance such as high-dose silicon (Si) or germanium (Ge), represented by the dashed line 28, is implanted into the substrate 18 as indicated by the arrows 30. As intended by the present invention, the implantation of the amorphization substance promotes formation of source and drain extensions under the gate 16 during subsequent steps disclosed below. Those skilled in the art will recognize that the protective layer 26 substantially prevents implanting the amorphization substance through the layer 26 into the gate 16.
Proceeding to block [0023] 32 and now referring to FIG. 4, nitride sidewall spacers 34 are deposited on the substrate 18 and etched in accordance with well-known principles to establish the shoulder configuration around the sides 36 of the gate 16 as shown in FIG. 4. Next, appropriate dopant substances are preimplanted into the substrate 18 as represented by the dashed line 38 and as indicated by the arrows 40. The dopant substances could be, e.g., boron fluoride (BF₂), arsenic, boron, or phosphorous. As understood by the present invention, the pre-implanting of dopant promotes subsequent formation of source and drain extensions during subsequent processes described below. The protective SiON layer 26 substantially prevents implanting the dopant substance through the layer 26 into the gate 16.
Following the above-described steps, the process moves to block [0024] 42 of FIG. 2, wherein one or more undoped polysemiconductor substances such as polysilicon and polygermanium, and preferably both, are deposited onto the substrate 18 next to the gate 16 at a temperature of less than one thousand degrees Celsius (1000° C.) and preferably at a temperature of about six hundred degrees Celsius (600° C.) to establish elevated source and drain regions 44, 46, as shown in FIG. 5. The source and drain regions 44, 46 are elevated in the sense that they are disposed above the substrate 18, looking down on FIG. 5. Per the present invention, the polysemiconductor substance is selective as it is deposited, in that it does not deposit on the field oxide of the chip 10 nor does it deposit on the SiON protective layer 26. It is to be understood that the positions of the source and drain regions 44, 46 relative to the gate 16 can be reversed from those shown, depending on the type of transistor desired.
Moving to block [0025] 48 in FIG. 2 and now considering FIG. 6, the SiON protective layer 26 is next removed from the gate 16 by, e.g., wet etching. After removal of the protective layer 26, appropriate dopants are implanted into the elevated source and drain regions 44, 46 and into the gate 16, as indicated by the arrows 50.
Proceeding to block [0026] 52 of FIG. 2, the structure is next subjected to rapid thermal annealing (RTA) using RTA principles known in the art to establish source and drain extension regions 54, 56 in the substrate 18. More specifically, under the influence of RTA, the dopant that had been pre-implanted in the substrate 18 at block 32 in FIG. 2 diffuses laterally in the substrate 18 to establish at least portions of the extension regions 54, 56 directly under the gate 16. This diffusion is promoted by the amorphous substance or substances that were implanted in the substrate 18 at block 24 of FIG. 2.
Completing the present description, at [0027] block 58 portions 60, 62, respectively, of the elevated source and drain regions 44, 46, and portion 64 of the gate 16, are silicidized, as indicated by cross-hatch lines in FIG. 6. In one preferred embodiment, the silicidation is undertaken by sputtering a refractory material such as titanium or cobalt onto the portions 60, 62, 64.
While the particular METHOD FOR FORMING SHALLOW SOURCE/DRAIN EXTENSION FOR MOS TRANSISTOR as herein shown and described in detail is fully capable of attaining the above-described objects of the invention, it is to be understood that it is the presently preferred embodiment of the present invention and is thus representative of the subject matter which is broadly contemplated by the present invention, that the scope of the present invention fully encompasses other embodiments which may become obvious to those skilled in the art, and that the scope of the present invention is accordingly to be limited by nothing other than the appended claims, in which reference to an element in the singular is not intended to mean “one and only one” unless explicitly so stated, but rather “one or more”. Indeed, although a single transistor structure is shown in the drawings for clarity, the skilled artisan will appreciate that the [0028] chip 10 can include plural transistors, each substantially identical to that shown, as well as other circuit components. All structural and functional equivalents to the elements of the above-described preferred embodiment that are known to those of ordinary skill in the art are expressly incorporated herein by reference and are intended to be encompassed by the present claims. Moreover, it is not necessary for a device or method to address each and every problem sought to be solved by the present invention, for it to be encompassed by the present claims.

Claims

What is claimed is:

1. A method for establishing at least one transistor on a semiconductor device, comprising:

forming a gate on a semiconductor substrate;

depositing at least one protective layer on the gate;

pre-implanting at least one dopant substance into the substrate to promote subsequent formation of source and drain extensions, the protective layer substantially preventing implanting the dopant substance through the layer into the gate; then

forming elevated source and drain regions on the substrate adjacent the gate; and

implanting at least the elevated source and drain regions with at least one dopant substance to establish the transistor.

2. The method of

claim 1

, further comprising:

implanting at least one amorphization substance into the substrate prior to the pre-implanting step, the protective layer substantially preventing implanting the amorphization substance through the layer into the gate.

3. The method of

claim 2

, further comprising removing the protective layer from the gate prior to implanting the elevated source and drain regions with dopant, such that at least one dopant substance is implanted into the gate when the elevated source and drain regions are implanted with dopant.

4. The method of

claim 2

, further comprising rapidly thermally annealing at least the elevated source and drain regions after implanting the elevated source and drain regions with dopant.

5. The method of

claim 4

, further comprising silicidizing the gate and the elevated source and drain regions after the annealing step.

6. The method of

claim 5

, further comprising establishing at least one sidewall spacer on the gate prior to the pre-implanting step.

7. The method of

claim 1

, wherein the elevated source and drain regions are formed by depositing one or more of polysilicon and polygermanium on the substrate.

8. The method of

claim 7

, wherein the one or more of polysilicon and polygermanium is deposited at a temperature of no more than one thousand degrees Celsius (1000° C.).

9. The method of

claim 8

, wherein the one or more of polysilicon and polygermanium is deposited at a temperature of about six hundred degrees Celsius (600° C.).

10. A semiconductor device made according to

claim 1

.

11. A digital processing apparatus incorporating the device of

claim 10

.

12. A method for making an ultra-large scale integration (ULSI) semiconductor device, comprising:

forming at least one gate on at least one semiconductor substrate; and

forming elevated source and drain regions above the substrate by depositing at least one poly-semiconductor substance on the substrate.

13. The method of

claim 12

, wherein the elevated source and drain regions are formed by depositing polysilicon and polygermanium on the substrate at a temperature of no more than one thousand degrees Celsius (1000° C.).

14. The method of

claim 13

, wherein the polysilicon and polygermanium are deposited at a temperature of about six hundred degrees Celsius (600° C.).

15. The method of

claim 12

, further comprising:

prior to forming the elevated source and drain regions:

depositing at least one protective layer on the gate; and

pre-implanting at least one dopant substance into the substrate to promote subsequent formation of source and drain extensions, the protective layer substantially preventing implanting the dopant substance through the layer into the gate.

16. The method of

claim 15

, further comprising:

17. The method of

claim 15

, further comprising:

removing the protective layer from the gate; then

implanting at least one dopant substance into at least the elevated source and drain regions and into the gate.

18. The method of

claim 17

, further comprising rapidly thermally annealing at least the elevated source and drain regions after the implanting step.

19. The method of

claim 18

20. The method of

claim 16

21. A semiconductor device made according to

claim 12

.

22. A digital processing apparatus incorporating the device of

claim 21

.

23. A semiconductor device including at least one transistor including a gate disposed on a silicon substrate and elevated source and drain regions on the substrate next to the gate, the source and drain regions including at least polysilicon and/or polygermanium.

24. The device of

claim 23

, wherein the source and drain regions are silicidized.

25. A digital processing apparatus incorporating the device of

claim 23

.