[go: up one dir, main page]

US20010008780A1 - Controlling packaging encapsulant leakage - Google Patents

Controlling packaging encapsulant leakage Download PDF

Info

Publication number
US20010008780A1
US20010008780A1 US09/789,892 US78989201A US2001008780A1 US 20010008780 A1 US20010008780 A1 US 20010008780A1 US 78989201 A US78989201 A US 78989201A US 2001008780 A1 US2001008780 A1 US 2001008780A1
Authority
US
United States
Prior art keywords
opening
cavity
solder resist
die
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/789,892
Other versions
US6395579B2 (en
Inventor
Patrick Tandy
Joseph Brand
Brad Rumsey
Steven Stephenson
David Corisis
Todd Bolken
Edward Schrock
Brenton Dickey
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/789,892 priority Critical patent/US6395579B2/en
Publication of US20010008780A1 publication Critical patent/US20010008780A1/en
Application granted granted Critical
Publication of US6395579B2 publication Critical patent/US6395579B2/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE OF SECURITY INTEREST Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Anticipated expiration legal-status Critical
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE OF SECURITY INTEREST Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC., MICRON SEMICONDUCTOR PRODUCTS, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE OF SECURITY INTEREST Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H10W74/111—
    • H10W70/688—
    • H10W74/016—
    • H10W74/131—
    • H10W70/63—
    • H10W72/075—
    • H10W72/951—
    • H10W74/00—
    • H10W90/754—

Definitions

  • This invention relates generally to packaging electronic components and in particular embodiments to encapsulating laminate packages.
  • Laminate packages may be made of alternating core material and conductive layers.
  • the core acts as a stiffener and insulator while the conductive layers are etched to leave a trace for electrical purposes.
  • the laminate structure may have a solder resist selectively screen printed onto specific areas of the structure for solder protection.
  • a laminate package may be encapsulated by enclosing the unencapsulated package inside two halves of a mold. At the juncture of the two mold faces, encapsulants sometimes leak forming what is known as flash. The encapsulant leaking between the two mold halves may actually contaminate the electrical components that come in contact with the encapsulant. Generally when this happens, the devices are deemed defective and the entire laminated package is discarded.
  • the leakage of encapsulant material is a result of the bleeding out of the resin vehicle from the overall epoxy. See, Ireland, James E., “Epoxy Bleeding Out in Ceramic Chip Carriers,” ISHM Journal, Vol. 5, No. 1. Regardless of whether the contamination occurs because of the bleed out of the resin vehicle from the overall adhesive or from the leakage of the overall resin itself, the effects of such leakage on electronic components may be catastrophic.
  • a process for encapsulating integrated circuits includes defining an encapsulation cavity about an integrated circuit die.
  • the cavity is filled with an encapsulant.
  • the outflow of encapsulant is controlled by providing a collection reservoir proximate to the cavity.
  • FIG. 1 is a greatly enlarged top plan view of one embodiment of the present invention
  • FIG. 2 is an enlarged cross-sectional view taken generally along the line 2 - 2 in FIG. 1 when the device shown in FIG. 1 is in position within an encapsulation mold;
  • FIG. 3 is a greatly enlarged cross-sectional view of a portion of the device shown in FIG. 2 in the process of being molded;
  • FIG. 4 is an enlarged cross-sectional view taken generally along the line 2 - 2 in the embodiment shown in FIG. 1 after the device has been completed by attaching solder balls.
  • a laminate package 10 may include an I-shaped core 11 punctuated by alignment openings 12 .
  • a central encapsulated region 14 is bounded on either side by a flash cavity 16 and a plurality of ball pads 20 .
  • Each ball pad is situated inside the opening left in a solder resist coating whose extent is defined by the edges 18 .
  • Each of the cavities 16 basically provides an effective barrier to encapsulant intended to form the region 14 .
  • encapsulant could extend outwardly from the region 14 and overflow onto the pads 20 . This could result in contamination and possible destruction of the core 11 .
  • the core 11 may be affixed to an integrated circuit chip or die 30 .
  • Any conventional die affixation technique may be utilized.
  • the die 30 may be secured to the core 11 using adhesive, such as epoxy, adhesive tape such as lead-on-chip (LOC) tape or any other available technique.
  • Wire bond wires 26 may make contact with contacts on the die 30 and extend upwardly to make electrical contact to corresponding contacts on the upper surface of the core 11 .
  • the bond wires 26 extend through the passage 25 which is filled with encapsulant 14 .
  • the laminate package 10 may be encapsulated between two mold halves 32 a and 32 b .
  • the mold halves define a parting line 34 .
  • the upper mold half 32 a includes an elliptical chamber 35 which defines the encapsulated region 14 .
  • the encapsulated region 14 is filled with an encapsulant.
  • the encapsulant pots the bond wires 26 that are bonded on one end to the die 30 and extend upwardly to contact the upper surface of the core 11 .
  • the wires 26 make contact with contacts 24 (shown in FIG. 4) situated between a cavity 16 and the region 14 .
  • encapsulant “A” from the region 14 may tend to extend outwardly along the parting line 34 . In such case, it flows over the solder resist 18 and into the cavity 16 defined in the solder resist 18 . Thus, the cavity 16 provides a reservoir to collect the encapsulant overflow.
  • the encapsulant readily fills the reservoir 16 because of its greater open area which provides pressure relief to the encapsulant which squeezes out between any slight gaps between the mold halves 32 a and 32 b .
  • the encapsulant flows along the parting line 34 when the two mold halves 32 a and 32 b are not perfectly pressed together.
  • the overflowing encapsulant then flows into the cavity 16 where it may be retained until it solidifies. In this way, the flow in the direction of the arrows A is blocked from extending to the pads 20 to the left in FIG. 3.
  • the cavity 16 may be simply formed by appropriate patterning of the solder resist 18 , the provision of the cavities is relatively inexpensive if not cost free. Since apertures must be defined in the solder resist to form the edges 18 surrounding the bond pads 20 , the pattern for the cavities 16 may be included at the same time. That is, the cavity 16 on either side of the encapsulated region 14 may be defined during the process of patterning the solder resist to form the openings that define the edges 18 around pads 20 .
  • FIG. 4 shows the device of FIG. 1 in cross-section after solder balls 28 have been positioned
  • the die 30 is overlaid by the laminate package 10 which has the central opening 25 which is filled with encapsulant.
  • the upper surface of the encapsulated region 14 may have an elliptical configuration, in one example, because of the shape of the upper mold half 32 a (FIG. 2).
  • the bond wires 26 which extend from the die 30 up to the contacts 24 on the upper surface of the laminate package 10 , are completely potted.
  • the mold half 32 b may define a cavity 50 for encapsulating the die 30 as shown in FIG. 2.
  • the encapsulation 52 then covers the die 30 , as shown in FIG. 4.
  • the contacts 24 may electrically communicate, via traces 22 which extend through the core 11 , with various pads 20 .
  • the pads 20 may in turn electrically couple to solder balls 28 in a conventional flip-chip or ball grid array packaging embodiment.
  • solder balls 28 are capable of communicating with the world outside of the package 10 .
  • the laminate package 10 provides a convenient interconnection medium for allowing the die 30 to communicate with external devices.
  • the solder resist includes the openings to define the edges 18 to allow for the imposition of the solder balls 28 as well as the openings which define the cavities 16 to receive any overflow of the encapsulant material.
  • non-solder mask defined pads are illustrated, solder mask defined pads (SDP) may be used as well.
  • solder mask defined pads may be used as well.
  • a laminate package is illustrated, other packaging configurations may be used as well including those using an interposer.

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

An integrated circuit package may be formed in part with an encapsulated region. Outflow of the encapsulant across critical electrical elements can be prevented by providing a cavity which collects encapsulant outflow between the region of encapsulation and the region where the critical components are situated. In one embodiment of the present invention, a surface may include a first portion covered by solder resist, having an area populated by bond pads, and a second portion which is encapsulated. Encapsulant flow over the bond pads is prevented by forming an opening in the solder resist proximate to the second portion to collect the encapsulant before it reaches the bond pads.

Description

    BACKGROUND
  • This invention relates generally to packaging electronic components and in particular embodiments to encapsulating laminate packages. [0001]
  • Laminate packages may be made of alternating core material and conductive layers. The core acts as a stiffener and insulator while the conductive layers are etched to leave a trace for electrical purposes. The laminate structure may have a solder resist selectively screen printed onto specific areas of the structure for solder protection. [0002]
  • A laminate package may be encapsulated by enclosing the unencapsulated package inside two halves of a mold. At the juncture of the two mold faces, encapsulants sometimes leak forming what is known as flash. The encapsulant leaking between the two mold halves may actually contaminate the electrical components that come in contact with the encapsulant. Generally when this happens, the devices are deemed defective and the entire laminated package is discarded. [0003]
  • In some cases, the leakage of encapsulant material is a result of the bleeding out of the resin vehicle from the overall epoxy. See, Ireland, James E., “Epoxy Bleeding Out in Ceramic Chip Carriers,” ISHM Journal, Vol. 5, No. 1. Regardless of whether the contamination occurs because of the bleed out of the resin vehicle from the overall adhesive or from the leakage of the overall resin itself, the effects of such leakage on electronic components may be catastrophic. [0004]
  • Thus, there is a need to prevent flash contamination of the electrical components of electrical packages and particularly for preventing such contamination in the course of encapsulating laminate packages. [0005]
    • SUMMARY
  • In accordance with one aspect, a process for encapsulating integrated circuits includes defining an encapsulation cavity about an integrated circuit die. The cavity is filled with an encapsulant. The outflow of encapsulant is controlled by providing a collection reservoir proximate to the cavity. [0006]
  • Other aspects are set forth in the accompanying specification and claims. [0007]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a greatly enlarged top plan view of one embodiment of the present invention; [0008]
  • FIG. 2 is an enlarged cross-sectional view taken generally along the line [0009] 2-2 in FIG. 1 when the device shown in FIG. 1 is in position within an encapsulation mold;
  • FIG. 3 is a greatly enlarged cross-sectional view of a portion of the device shown in FIG. 2 in the process of being molded; and [0010]
  • FIG. 4 is an enlarged cross-sectional view taken generally along the line [0011] 2-2 in the embodiment shown in FIG. 1 after the device has been completed by attaching solder balls.
    • DETAILED DESCRIPTION
  • Referring to FIG. 1, a [0012] laminate package 10 may include an I-shaped core 11 punctuated by alignment openings 12. A central encapsulated region 14 is bounded on either side by a flash cavity 16 and a plurality of ball pads 20. Each ball pad is situated inside the opening left in a solder resist coating whose extent is defined by the edges 18. Each of the cavities 16 basically provides an effective barrier to encapsulant intended to form the region 14. However, without the interposition of the cavities 16, encapsulant could extend outwardly from the region 14 and overflow onto the pads 20. This could result in contamination and possible destruction of the core 11.
  • Referring to FIG. 2, the [0013] core 11 may be affixed to an integrated circuit chip or die 30. Any conventional die affixation technique may be utilized. For example, the die 30 may be secured to the core 11 using adhesive, such as epoxy, adhesive tape such as lead-on-chip (LOC) tape or any other available technique. Wire bond wires 26 may make contact with contacts on the die 30 and extend upwardly to make electrical contact to corresponding contacts on the upper surface of the core 11. The bond wires 26 extend through the passage 25 which is filled with encapsulant 14.
  • The [0014] laminate package 10 may be encapsulated between two mold halves 32 a and 32 b. The mold halves define a parting line 34. The upper mold half 32 a includes an elliptical chamber 35 which defines the encapsulated region 14.
  • While in the mold, the encapsulated [0015] region 14 is filled with an encapsulant. The encapsulant pots the bond wires 26 that are bonded on one end to the die 30 and extend upwardly to contact the upper surface of the core 11. The wires 26 make contact with contacts 24 (shown in FIG. 4) situated between a cavity 16 and the region 14.
  • Referring to FIG. 3, encapsulant “A” from the [0016] region 14 may tend to extend outwardly along the parting line 34. In such case, it flows over the solder resist 18 and into the cavity 16 defined in the solder resist 18. Thus, the cavity 16 provides a reservoir to collect the encapsulant overflow. The encapsulant readily fills the reservoir 16 because of its greater open area which provides pressure relief to the encapsulant which squeezes out between any slight gaps between the mold halves 32 a and 32 b. Thus, the encapsulant flows along the parting line 34 when the two mold halves 32 a and 32 b are not perfectly pressed together. The overflowing encapsulant then flows into the cavity 16 where it may be retained until it solidifies. In this way, the flow in the direction of the arrows A is blocked from extending to the pads 20 to the left in FIG. 3.
  • Because the [0017] cavity 16 may be simply formed by appropriate patterning of the solder resist 18, the provision of the cavities is relatively inexpensive if not cost free. Since apertures must be defined in the solder resist to form the edges 18 surrounding the bond pads 20, the pattern for the cavities 16 may be included at the same time. That is, the cavity 16 on either side of the encapsulated region 14 may be defined during the process of patterning the solder resist to form the openings that define the edges 18 around pads 20.
  • Referring now to FIG. 4, which shows the device of FIG. 1 in cross-section after [0018] solder balls 28 have been positioned, the die 30 is overlaid by the laminate package 10 which has the central opening 25 which is filled with encapsulant. The upper surface of the encapsulated region 14 may have an elliptical configuration, in one example, because of the shape of the upper mold half 32 a (FIG. 2). As a result, the bond wires 26, which extend from the die 30 up to the contacts 24 on the upper surface of the laminate package 10, are completely potted.
  • The [0019] mold half 32 b may define a cavity 50 for encapsulating the die 30 as shown in FIG. 2. The encapsulation 52 then covers the die 30, as shown in FIG. 4.
  • The [0020] contacts 24 may electrically communicate, via traces 22 which extend through the core 11, with various pads 20. The pads 20 may in turn electrically couple to solder balls 28 in a conventional flip-chip or ball grid array packaging embodiment. Thus, the solder balls 28 are capable of communicating with the world outside of the package 10. In this way, the laminate package 10 provides a convenient interconnection medium for allowing the die 30 to communicate with external devices.
  • The solder resist includes the openings to define the [0021] edges 18 to allow for the imposition of the solder balls 28 as well as the openings which define the cavities 16 to receive any overflow of the encapsulant material. By positioning a cavity 16 between the encapsulated region 14 and the bond pads 20 for the solder balls 28, the critical electrical contact areas can be protected from contamination by encapsulant flash.
  • While non-solder mask defined pads (NSDP) are illustrated, solder mask defined pads (SDP) may be used as well. Although a laminate package is illustrated, other packaging configurations may be used as well including those using an interposer. [0022]
  • While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention. [0023]

Claims (30)

What is claimed is:
1. A process for encapsulating integrated circuits comprising:
defining an encapsulation chamber about an integrated circuit die;
filling said chamber with an encapsulant; and
controlling outflow of encapsulant from said chamber by providing a collection cavity proximate to said chamber.
2. The method of
claim 1
 further including connecting a die to a first side of a support structure and making electrical connections from said die through an opening in said structure to a second side of said structure.
3. The method of
claim 2
 including covering the second side of said structure with a solder resist and leaving bond pad openings in said solder resist.
4. The method of
claim 3
 further including defining a solder resist free region to define said collection cavity proximate to said chamber.
5. The method of
claim 4
 including defining a plurality of ball pads on said structure adjacent said opening and positioning said cavity between said opening and said ball pads.
6. The method of
claim 5
 further including securing a plurality of solder balls to said ball pads.
7. The method of
claim 1
 wherein said cavity is formed in packaging associated with said die.
8. The method of
claim 1
 including physically coupling said die to a structure, electrically coupling said die to said structure, providing bond pads on said structure, and positioning said cavity on said structure.
9. The method of
claim 8
 including providing a passage through said structure for wires to couple said die to said structure, filling said passage with encapsulant, and positioning said cavity between said bond pads and said passage.
10. A support structure for an integrated circuit die comprising:
a first surface including a bond pad;
a first region defined in said first surface to receive encapsulant; and
a cavity defined in said first surface between a bond pad and said region, said cavity adapted to collect encapsulant overflow from said opening.
11. The structure of
claim 10
 including a laminate body, said first surface defined on said laminate body.
12. The structure of
claim 10
 including a body, said body covered by a solder resist layer, said solder resist layer defining said first surface.
13. The structure of
claim 12
 including an opening in said solder resist layer for said bond pad.
14. The structure of
claim 13
 wherein said cavity is defined by an opening in said solder resist layer.
15. The structure of
claim 14
 wherein said cavity is defined by an area where no solder resist exists over said body.
16. The structure of
claim 11
 wherein said region is defined by an opening extending through said laminate body.
17. A method for encapsulating an electronic device comprising:
encapsulating at least a portion of said electronic device; and
preventing outflow of encapsulation material from said encapsulated portion to a non-encapsulated portion by providing an encapsulation receiving cavity between said encapsulated portion and said non-encapsulated portion.
18. The method of
claim 17
 including covering said non-encapsulated portion with a solder resist material, forming at least one opening in said solder resist material for a bond pad, and forming said cavity by forming a second opening in said solder resist material.
19. The method of
claim 18
 including defining said cavity between a bond pad and said encapsulated region.
20. The method of
claim 19
 including patterning said solder mask material to form an opening for said bond pad and to form an opening to create said cavity.
21. A laminate package comprising:
a laminate core having an opening through said core from a first side of said core to a second side of said core;
a die coupled to said core on said first side of said core;
a bond pad defined on said second side of said core; and
an encapsulation flash receiving cavity between said bond pads and said opening.
22. The package of
claim 21
 including a solder resist material on said second side, said solder resist material having an opening for said bond pad.
23. The package of
claim 22
 including an opening in said solder resist to define said cavity.
24. The package of
claim 23
 including wire bond wires extending from said die to said second side of said core.
25. The package of
claim 24
 including a bond pad on either side of said opening, and a cavity positioned on each side of said opening between said opening and a bond pad.
26. A method for packaging integrated circuit devices comprising:
defining an encapsulated region on a support structure;
defining bond pads on an unencapsulated region of said support structure;
depositing a solder resist material on said unencapsulated portion of said support structure; and
defining openings in said solder resist material for said bond pads and defining an additional opening between said bond pads and said encapsulated region to collect encapsulation overflow from said encapsulated region.
27. The method of
claim 26
 including attaching a die to said support structure.
28. The method of
claim 27
 including forming an opening through said support structure and wire bonding a die attached to one side of said support structure to contacts on said second side of said support structure.
29. The method of
claim 28
 including encapsulating said opening to form said encapsulated region.
30. The method of
claim 26
 including defining the openings for said bond pads and for said cavity by patterning said solder resist layer.
US09/789,892 1999-08-31 2001-02-21 Controlling packaging encapsulant leakage Expired - Lifetime US6395579B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/789,892 US6395579B2 (en) 1999-08-31 2001-02-21 Controlling packaging encapsulant leakage

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/386,971 US6210992B1 (en) 1999-08-31 1999-08-31 Controlling packaging encapsulant leakage
US09/789,892 US6395579B2 (en) 1999-08-31 2001-02-21 Controlling packaging encapsulant leakage

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/386,971 Continuation US6210992B1 (en) 1999-08-31 1999-08-31 Controlling packaging encapsulant leakage

Publications (2)

Publication Number Publication Date
US20010008780A1 true US20010008780A1 (en) 2001-07-19
US6395579B2 US6395579B2 (en) 2002-05-28

Family

ID=23527864

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/386,971 Expired - Lifetime US6210992B1 (en) 1999-08-31 1999-08-31 Controlling packaging encapsulant leakage
US09/679,095 Expired - Lifetime US6521980B1 (en) 1999-08-31 2000-10-04 Controlling packaging encapsulant leakage
US09/789,892 Expired - Lifetime US6395579B2 (en) 1999-08-31 2001-02-21 Controlling packaging encapsulant leakage

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/386,971 Expired - Lifetime US6210992B1 (en) 1999-08-31 1999-08-31 Controlling packaging encapsulant leakage
US09/679,095 Expired - Lifetime US6521980B1 (en) 1999-08-31 2000-10-04 Controlling packaging encapsulant leakage

Country Status (1)

Country Link
US (3) US6210992B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040217389A1 (en) * 2002-05-24 2004-11-04 Hall Frank L. Apparatus and method for molding a semiconductor die package with enhanced thermal conductivity
US6963142B2 (en) 2001-10-26 2005-11-08 Micron Technology, Inc. Flip chip integrated package mount support
US20060270211A1 (en) * 2005-05-31 2006-11-30 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US20120241956A1 (en) * 2003-03-11 2012-09-27 Micron Technology, Inc. Techniques for packaging multiple device components

Families Citing this family (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6210992B1 (en) * 1999-08-31 2001-04-03 Micron Technology, Inc. Controlling packaging encapsulant leakage
US6534861B1 (en) * 1999-11-15 2003-03-18 Substrate Technologies Incorporated Ball grid substrate for lead-on-chip semiconductor package
US6331453B1 (en) 1999-12-16 2001-12-18 Micron Technology, Inc. Method for fabricating semiconductor packages using mold tooling fixture with flash control cavities
US6344401B1 (en) * 2000-03-09 2002-02-05 Atmel Corporation Method of forming a stacked-die integrated circuit chip package on a water level
US6558600B1 (en) * 2000-05-04 2003-05-06 Micron Technology, Inc. Method for packaging microelectronic substrates
WO2001085415A1 (en) 2000-05-08 2001-11-15 Micron Technology, Inc. Method and apparatus for distributing mold material in a mold for packaging microelectronic devices
US6589820B1 (en) 2000-06-16 2003-07-08 Micron Technology, Inc. Method and apparatus for packaging a microelectronic die
KR20020000012A (en) * 2000-06-20 2002-01-04 윤종용 Method for manufacturing chip scale package having slits
US6365434B1 (en) 2000-06-28 2002-04-02 Micron Technology, Inc. Method and apparatus for reduced flash encapsulation of microelectronic devices
US6576494B1 (en) 2000-06-28 2003-06-10 Micron Technology, Inc. Recessed encapsulated microelectronic devices and methods for formation
US7273769B1 (en) 2000-08-16 2007-09-25 Micron Technology, Inc. Method and apparatus for removing encapsulating material from a packaged microelectronic device
US6602430B1 (en) * 2000-08-18 2003-08-05 Micron Technology, Inc. Methods for finishing microelectronic device packages
US6483044B1 (en) * 2000-08-23 2002-11-19 Micron Technology, Inc. Interconnecting substrates for electrical coupling of microelectronic components
US6979595B1 (en) 2000-08-24 2005-12-27 Micron Technology, Inc. Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices
US6838760B1 (en) * 2000-08-28 2005-01-04 Micron Technology, Inc. Packaged microelectronic devices with interconnecting units
US6552436B2 (en) * 2000-12-08 2003-04-22 Motorola, Inc. Semiconductor device having a ball grid array and method therefor
JP3941481B2 (en) * 2000-12-22 2007-07-04 セイコーエプソン株式会社 Liquid crystal display device and electronic device
DE10127009A1 (en) * 2001-06-05 2002-12-12 Infineon Technologies Ag Plastic housing used for packing semiconductor chips comprises semiconductor chips arranged in lines and gaps
US6564979B2 (en) 2001-07-18 2003-05-20 Micron Technology, Inc. Method and apparatus for dispensing adhesive on microelectronic substrate supports
DE10139985B4 (en) * 2001-08-22 2005-10-27 Infineon Technologies Ag Electronic component with a semiconductor chip and method for its production
SG111919A1 (en) * 2001-08-29 2005-06-29 Micron Technology Inc Packaged microelectronic devices and methods of forming same
US6969918B1 (en) 2001-08-30 2005-11-29 Micron Technology, Inc. System for fabricating semiconductor components using mold cavities having runners configured to minimize venting
SG118103A1 (en) * 2001-12-12 2006-01-27 Micron Technology Inc BOC BGA package for die with I-shaped bond pad layout
US6692987B2 (en) 2001-12-12 2004-02-17 Micron Technology, Inc. BOC BGA package for die with I-shaped bond pad layout
US6622380B1 (en) 2002-02-12 2003-09-23 Micron Technology, Inc. Methods for manufacturing microelectronic devices and methods for mounting microelectronic packages to circuit boards
US7109588B2 (en) 2002-04-04 2006-09-19 Micron Technology, Inc. Method and apparatus for attaching microelectronic substrates and support members
KR100510486B1 (en) * 2002-04-08 2005-08-26 삼성전자주식회사 Semiconductor package for a chip having a integrated circuitry in both side and manufacturing method thereof
US20030223181A1 (en) * 2002-05-28 2003-12-04 Micron Technology, Inc. Electronic device package
US7067905B2 (en) * 2002-08-08 2006-06-27 Micron Technology, Inc. Packaged microelectronic devices including first and second casings
SG120879A1 (en) * 2002-08-08 2006-04-26 Micron Technology Inc Packaged microelectronic components
SG127684A1 (en) * 2002-08-19 2006-12-29 Micron Technology Inc Packaged microelectronic component assemblies
US6740546B2 (en) * 2002-08-21 2004-05-25 Micron Technology, Inc. Packaged microelectronic devices and methods for assembling microelectronic devices
SG114585A1 (en) * 2002-11-22 2005-09-28 Micron Technology Inc Packaged microelectronic component assemblies
US6903464B2 (en) * 2003-01-30 2005-06-07 Micron Technology, Inc. Semiconductor die package
US6879050B2 (en) * 2003-02-11 2005-04-12 Micron Technology, Inc. Packaged microelectronic devices and methods for packaging microelectronic devices
SG143931A1 (en) * 2003-03-04 2008-07-29 Micron Technology Inc Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US6921860B2 (en) 2003-03-18 2005-07-26 Micron Technology, Inc. Microelectronic component assemblies having exposed contacts
US7368810B2 (en) * 2003-08-29 2008-05-06 Micron Technology, Inc. Invertible microfeature device packages
SG153627A1 (en) * 2003-10-31 2009-07-29 Micron Technology Inc Reduced footprint packaged microelectronic components and methods for manufacturing such microelectronic components
KR100510556B1 (en) * 2003-11-11 2005-08-26 삼성전자주식회사 Semiconductor package having ultra thin thickness and method for manufacturing the same
TWI239583B (en) * 2004-05-12 2005-09-11 Siliconware Precision Industries Co Ltd Semiconductor package and method for fabricating the same
SG145547A1 (en) * 2004-07-23 2008-09-29 Micron Technology Inc Microelectronic component assemblies with recessed wire bonds and methods of making same
US7157310B2 (en) * 2004-09-01 2007-01-02 Micron Technology, Inc. Methods for packaging microfeature devices and microfeature devices formed by such methods
TWI234861B (en) * 2004-09-30 2005-06-21 Via Tech Inc Chip package
US8278751B2 (en) * 2005-02-08 2012-10-02 Micron Technology, Inc. Methods of adhering microfeature workpieces, including a chip, to a support member
US20060261498A1 (en) * 2005-05-17 2006-11-23 Micron Technology, Inc. Methods and apparatuses for encapsulating microelectronic devices
KR100697624B1 (en) * 2005-07-18 2007-03-22 삼성전자주식회사 Package substrate having surface structure for adhesive flow control and semiconductor package using same
US7429799B1 (en) 2005-07-27 2008-09-30 Amkor Technology, Inc. Land patterns for a semiconductor stacking structure and method therefor
US7807505B2 (en) * 2005-08-30 2010-10-05 Micron Technology, Inc. Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US7745944B2 (en) 2005-08-31 2010-06-29 Micron Technology, Inc. Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US20070148820A1 (en) * 2005-12-22 2007-06-28 Micron Technology, Inc. Microelectronic devices and methods for manufacturing microelectronic devices
SG133445A1 (en) 2005-12-29 2007-07-30 Micron Technology Inc Methods for packaging microelectronic devices and microelectronic devices formed using such methods
SG135074A1 (en) * 2006-02-28 2007-09-28 Micron Technology Inc Microelectronic devices, stacked microelectronic devices, and methods for manufacturing such devices
SG172743A1 (en) 2006-03-29 2011-07-28 Micron Technology Inc Packaged microelectronic devices recessed in support member cavities, and associated methods
TWM305962U (en) * 2006-04-21 2007-02-01 Powertech Technology Inc Ball grid array package structure
US7910385B2 (en) * 2006-05-12 2011-03-22 Micron Technology, Inc. Method of fabricating microelectronic devices
US20080116574A1 (en) * 2006-11-17 2008-05-22 Powertech Technology Inc. BGA package with encapsulation on bottom of substrate
US7833456B2 (en) * 2007-02-23 2010-11-16 Micron Technology, Inc. Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece
US7955898B2 (en) 2007-03-13 2011-06-07 Micron Technology, Inc. Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US7659151B2 (en) * 2007-04-12 2010-02-09 Micron Technology, Inc. Flip chip with interposer, and methods of making same
KR101614856B1 (en) * 2009-10-12 2016-04-22 삼성전자주식회사 Wiring substrate for a semiconductor chip, semiconductor package having the wiring substrate and method of manufacturing the semiconductor package
US20130341807A1 (en) * 2012-06-25 2013-12-26 Po-Chun Lin Semiconductor package structure
KR20160006330A (en) * 2014-07-08 2016-01-19 삼성전자주식회사 Semiconductor Package
KR20220015219A (en) * 2020-07-30 2022-02-08 에스케이하이닉스 주식회사 Semiconductor packages including dam patterns and methods for manufacturing the semiconductor packages

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4218701A (en) * 1978-07-24 1980-08-19 Citizen Watch Co., Ltd. Package for an integrated circuit having a container with support bars
FR2645680B1 (en) * 1989-04-07 1994-04-29 Thomson Microelectronics Sa Sg ENCAPSULATION OF ELECTRONIC MODULES AND MANUFACTURING METHOD
JP2780649B2 (en) * 1994-09-30 1998-07-30 日本電気株式会社 Semiconductor device
US6093970A (en) * 1994-11-22 2000-07-25 Sony Corporation Semiconductor device and method for manufacturing the same
US5661086A (en) * 1995-03-28 1997-08-26 Mitsui High-Tec, Inc. Process for manufacturing a plurality of strip lead frame semiconductor devices
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
JPH0917919A (en) * 1995-06-29 1997-01-17 Fujitsu Ltd Semiconductor device
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
CA2180807C (en) * 1996-07-09 2002-11-05 Lynda Boutin Integrated circuit chip package and encapsulation process
JP3695893B2 (en) * 1996-12-03 2005-09-14 沖電気工業株式会社 Semiconductor device, manufacturing method and mounting method thereof
KR100211421B1 (en) * 1997-06-18 1999-08-02 윤종용 Semiconductor chip package using flexible circuit board penetrating the center part
KR100267667B1 (en) * 1998-07-18 2000-10-16 윤종용 Method of manufacturing semiconductor package devices of center pad type
JP2000150730A (en) * 1998-11-17 2000-05-30 Fujitsu Ltd Semiconductor device and manufacturing method thereof
US6143581A (en) * 1999-02-22 2000-11-07 Micron Technology, Inc. Asymmetric transfer molding method and an asymmetric encapsulation made therefrom
TW409377B (en) * 1999-05-21 2000-10-21 Siliconware Precision Industries Co Ltd Small scale ball grid array package
US6146924A (en) * 1999-08-06 2000-11-14 Vanguard International Semiconductor Corporation Magnetic insert into mold cavity to prevent resin bleeding from bond area of pre-mold (open cavity) plastic chip carrier during molding process
US6210992B1 (en) * 1999-08-31 2001-04-03 Micron Technology, Inc. Controlling packaging encapsulant leakage

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6963142B2 (en) 2001-10-26 2005-11-08 Micron Technology, Inc. Flip chip integrated package mount support
US20040217389A1 (en) * 2002-05-24 2004-11-04 Hall Frank L. Apparatus and method for molding a semiconductor die package with enhanced thermal conductivity
US20050280143A1 (en) * 2002-05-24 2005-12-22 Hall Frank L Apparatus for molding a semiconductor die package with enhanced thermal conductivity
US7642643B2 (en) * 2002-05-24 2010-01-05 Micron Technology, Inc. Apparatus for molding a semiconductor die package with enhanced thermal conductivity
US20120241956A1 (en) * 2003-03-11 2012-09-27 Micron Technology, Inc. Techniques for packaging multiple device components
US8629558B2 (en) * 2003-03-11 2014-01-14 Micron Technology, Inc. Techniques for packaging multiple device components
US9559087B2 (en) 2003-03-11 2017-01-31 Micron Technology, Inc. Techniques for packaging multiple device components
US20060270211A1 (en) * 2005-05-31 2006-11-30 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US8015700B2 (en) * 2005-05-31 2011-09-13 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US8455770B2 (en) 2005-05-31 2013-06-04 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US9155195B2 (en) 2005-05-31 2015-10-06 Shinko Electric Industries Co., Ltd. Wiring board and semiconductor device

Also Published As

Publication number Publication date
US6210992B1 (en) 2001-04-03
US6521980B1 (en) 2003-02-18
US6395579B2 (en) 2002-05-28

Similar Documents

Publication Publication Date Title
US6210992B1 (en) Controlling packaging encapsulant leakage
US6432742B1 (en) Methods of forming drop-in heat spreader plastic ball grid array (PBGA) packages
US6518654B1 (en) Packages for semiconductor die
US5841192A (en) Injection molded ball grid array casing
US7772687B2 (en) Multiple electronic component containing substrate
US6252298B1 (en) Semiconductor chip package using flexible circuit board with central opening
US20020172024A1 (en) Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged
JP2009520366A (en) Multilayer molded package and method for forming the same
CN106057764A (en) Semiconductor package and related manufacturing method
CN110010559B (en) Semiconductor package with air cavity
KR19990068199A (en) Package for semiconductor device having frame-shaped mold part and fabricating method thereof
JP4919103B2 (en) Land grid array semiconductor device package, assembly including the package, and manufacturing method
KR20070015014A (en) How to make a stacked die package
KR100357883B1 (en) Semiconductor device and its manufacturing method
KR100610916B1 (en) Semiconductor Package
KR100391124B1 (en) Base of semiconductor package, semiconductor package using the same and method of manufacturing thereof
KR100244509B1 (en) Fabrication method for semiconductor package
KR100379085B1 (en) Sealing Method of Semiconductor Device
KR100369396B1 (en) circuit board and manufacturing method of semiconductor package using the same
KR20000015580A (en) Circuit tape for semiconductor package
KR100267766B1 (en) Variable chip-size applicable package with rivet pin of terminal for connection to outer terminal and method for fabricating the same
KR20010010131A (en) Method for fabricating chip on board package
KR20000042112A (en) Three-dimensional stacked micro bga package
US20060270118A1 (en) Surface mount type semiconductor device and method of manufacturing the same
KR20020058200A (en) Semiconductor package and its molding method

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731