US20010000923A1 - Thin film capacitor having an improved bottom electrode and method of forming the same - Google Patents
Thin film capacitor having an improved bottom electrode and method of forming the same Download PDFInfo
- Publication number
- US20010000923A1 US20010000923A1 US09/741,422 US74142200A US2001000923A1 US 20010000923 A1 US20010000923 A1 US 20010000923A1 US 74142200 A US74142200 A US 74142200A US 2001000923 A1 US2001000923 A1 US 2001000923A1
- Authority
- US
- United States
- Prior art keywords
- electrically conductive
- conductive oxide
- amorphous
- storage electrode
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/62—Capacitors having potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/682—Capacitors having no potential barriers having dielectrics comprising perovskite structures
- H10D1/684—Capacitors having no potential barriers having dielectrics comprising perovskite structures the dielectrics comprising multiple layers, e.g. comprising buffer layers, seed layers or gradient layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
Definitions
- the present invention relates to a thin film capacitor and a method of forming the same, and more particularly to a thin film capacitor having an improved bottom electrode to be used in a semiconductor integrated circuit.
- a high temperature oxygen atmosphere is necessary to form a high dielectric constant thin film such as SrTiO 3 or (Ba, Sr)TiO 3 which shows several hundreds dielectric constant at room temperature.
- a high dielectric constant thin film such as SrTiO 3 or (Ba, Sr)TiO 3 which shows several hundreds dielectric constant at room temperature.
- Such the high dielectric constant thin film is deposited on a bottom electrode of a stable electrically conductive oxide such as RuO 2 .
- a polycrystalline RuO 2 thin film is deposited by a reactive sputtering method on a TiN thin film serving as a diffusion barrier layer for subsequent patterning the laminations of the TiN thin film and the polycrystalline RuO 2 thin film to define an RuO 2 /TiN storage electrode before an SrTiO 3 thin dielectric thin film is deposited on the RuO 2 /TiN storage electrode by a chemical vapor deposition method.
- FIG. 1 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode of an electrically conductive oxide.
- a TiN diffusion barrier layer 11 is provided on a substrate 9 .
- a polycrystalline conductive oxide bottom electrode 24 is provided on the TiN diffusion barrier layer 11 .
- a dielectric film 25 is provided on the polycrystalline conductive oxide bottom electrode 24 .
- a top electrode 26 is provided on the dielectric film 25 .
- the polycrystalline conductive oxide bottom electrode 24 has a pillar-shaped or particle-shaped crystal structure with a size of several tens nanometers, for which reason a surface of the polycrystalline conductive oxide bottom electrode 24 also has an roughness of the same size as the crystal structure. Particularly, this problem with the surface roughness of the bottom electrode is significant when the polycrystalline conductive layer serving as the diffusion barrier layer is provided on the substrate and the polycrystalline conductive oxide layer serving as the bottom electrode is provided on the diffusion barrier layer.
- a field concentration may appear at convex portions of the surface of the bottom electrode.
- the dielectric film is unlikely to be deposited within concave portions of the surface of the bottom electrode, whereby voids are likely to be formed at the concave portions of the surface of the bottom electrode. For those reasons, a leakage of current may be caused and a breakdown voltage may be reduced.
- FIG. 2 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode having an amorphized surface region.
- a silicon oxide film 102 is provided on a silicon substrate 101 .
- a bottom electrode 103 is formed on a selected region of the silicon oxide film 102 , wherein the bottom electrode 103 comprises an undoped polycrystalline silicon film and a surface region which comprises an amorphous layer 108 .
- a silicon nitride film 104 is provided which extends on the amorphous layer 108 and unselected regions of the silicon oxide film 102 .
- a silicon oxide film 105 is provided on the silicon nitride film 104 .
- a polycrystalline silicon top electrode 106 is provided on the silicon oxide film 105 .
- FIGS. 3A through 3E are fragmentary cross sectional elevation views illustrative of a conventional method of forming the above conventional thin film capacitor having the bottom electrode having the amorphized surface region.
- a silicon oxide film 102 is formed on a silicon substrate 101 .
- An undoped polycrystalline silicon film is deposited by a chemical vapor deposition method on the silicon oxide film 102 for subsequent patterning the undoped polycrystalline silicon film.
- the patterned undoped polycrystalline silicon film is then subjected to an ion-implantation of an impurity such as As to amorphize a surface region of the patterned undoped polycrystalline silicon film, thereby forming an amorphous silicon layer 108 .
- an impurity such as As to amorphize a surface region of the patterned undoped polycrystalline silicon film, thereby forming an amorphous silicon layer 108 .
- a bottom electrode 103 comprising the undoped polycrystalline silicon film and the amorphous silicon layer 108 is formed on a selected region of the silicon oxide film 102 .
- a silicon nitride film 104 is formed which extends on the amorphous layer 108 and unselected regions of the silicon oxide film 102 .
- a silicon oxide film 105 is formed on the silicon nitride film 104 .
- a polycrystalline silicon top electrode 106 is formed on the silicon oxide film 105 .
- the dielectric of the capacitor includes the silicon oxide film which has a small dielectric constant. This silicon oxide film reduces an effective capacitance, whereby it is difficult to obtain desired characteristics of the thin film capacitor. Further, the ion-implantation of As for forming the amorphous layer 108 is labored and time-consuming process.
- the present invention provides a storage electrode of a capacitor.
- the storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an amorphous electrically conductive oxide material.
- the present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: forming an amorphous electrically conductive oxide film; and forming a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film.
- the present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: forming an amorphous electrically conductive oxide film; forming a first dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and forming a second dielectric film on the first dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- the present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: forming an amorphous electrically conductive oxide film; depositing a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and carrying out a heat treatment to increase a dielectric constant of the dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- the present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: growing a crystalline electrically conductive oxide film with an irradiation of an ion onto a growing surface of the crystalline electrically conductive oxide film for etching crystal structures on the growing surface of the crystalline electrically conductive oxide film at a lower etching rate than a growing rate of the crystalline electrically conductive oxide film; and forming a dielectric film on the crystalline electrically conductive oxide film.
- FIG. 1 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode of an electrically conductive oxide.
- FIG. 2 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode having an amorphized surface region.
- FIGS. 3A through 3E are fragmentary cross sectional elevation views illustrative of a conventional method of forming the above conventional thin film capacitor having the bottom electrode having the amorphized surface region.
- FIG. 4 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a first embodiment in accordance with the present invention.
- FIG. 5 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a second embodiment in accordance with the present invention.
- FIG. 6 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a third embodiment in accordance with the present invention.
- FIG. 7 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin capacitor, the first novel thin film capacitor having the amorphous ruthenium oxide bottom electrode in the first embodiment, the second novel thin film capacitor having the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode in the second embodiment, and the third novel thin film capacitor having the (Ru, Ir)O 2 amorphous oxide bottom electrode in the third embodiment in accordance with the present invention.
- FIG. 8 is a fragmentary cross sectional elevation view illustrative of a fourth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in the fourth embodiment in accordance with the present invention.
- FIG. 9 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor and the fourth novel thin film capacitor in the fourth embodiment in accordance with the present invention.
- FIG. 10 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a fifth embodiment in accordance with the present invention.
- FIG. 11 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a sixth embodiment in accordance with the present invention.
- FIG. 12 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a seventh embodiment in accordance with the present invention.
- FIG. 13 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor, the fifth novel thin film capacitor having the SrRuO 3 bottom electrode in the fifth embodiment, the sixth novel thin film capacitor having the 5 at % Mg-containing SrRuO 3 bottom electrode in the sixth embodiment, and the seventh novel thin film capacitor having the Sr(Ru, Ir)O 3 bottom electrode in the seventh embodiment in accordance with the present invention.
- FIG. 14 is a fragmentary cross sectional elevation view illustrative of an eighth novel thin film capacitor having an improved bottom electrode formed over an interlayer insulator for a semiconductor integrated circuit in the eighth embodiment in accordance with the present invention.
- FIG. 15 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin film capacitor and the eighth novel thin film capacitor having the crystalline ruthenium oxide bottom electrode in the eighth embodiment in accordance with the present invention.
- the first present invention provides a storage electrode of a capacitor.
- the storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an amorphous electrically conductive oxide material.
- an entire part of the storage electrode is made of an amorphous electrically conductive oxide material.
- the amorphous electrically conductive oxide material comprises an oxide of at least a metal selected from the group consisting of Ru, Ir, Os, Re and Rh.
- the amorphous electrically conductive oxide material comprises a material represented by a chemical formula of ABO 3 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula of ABO 3 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the amorphous electrically conductive oxide material comprises a material represented by a chemical formula of A 2 BO 4 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula of A 2 BO 4 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the amorphous electrically conductive oxide material comprises a material represented by a chemical formula of A 2 B 2 O 7 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula of A 2 B 2 O 7 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the amorphous electrically conductive oxide material is doped with at least a refractory metal.
- the refractory metal is doped in the range of 1-10 at %.
- the second present invention provides a storage electrode of a capacitor.
- the storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material of at least a metal selected from the group consisting of Ru, Ir, Os, Re and Rh.
- an entire part of the storage electrode is made of an electrically conductive oxide material of at least a metal selected from the group consisting of Ru, Ir, Os, Re and Rh.
- the electrically conductive oxide material is doped with at least a refractory metal.
- the refractory metal is doped in the range of 1 - 10 at %.
- the third present invention provides a storage electrode of a capacitor.
- the storage electrode including a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of ABO 3 , or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of ABO 3 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K
- B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the electrically conductive oxide material is doped with at least a refractory metal.
- the refractory metal is doped in the range of 1-10 at %.
- the fourth present invention provides a storage electrode of a capacitor.
- the storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of A 2 BO 4 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of A 2 BO 4 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K
- B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the electrically conductive oxide material is doped with at least a refractory metal.
- the refractory metal is doped in the range of 1-10 at %.
- the fifth present invention provides a storage electrode of a capacitor.
- the storage electrode including a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of A 2 B 2 O 7 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of A 2 B 2 O 7 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- the electrically conductive oxide material is doped with at least a refractory metal.
- the refractory metal is doped in the range of 1-10 at %.
- the sixth present invention provides a storage electrode of a capacitor.
- the electrically conductive oxide material is doped with at least a refractory metal.
- the refractory metal is doped in the range of 1-10 at %.
- the seventh present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: forming an amorphous electrically conductive oxide film; and forming a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film.
- the eighth present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: forming an amorphous electrically conductive oxide film; forming a first dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and forming a second dielectric film on the first dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- the ninth present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: forming an amorphous electrically conductive oxide film; depositing a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and carrying out a heat treatment to increase a dielectric constant of the dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- the tenth present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor.
- the method comprises the steps of: growing a crystalline electrically conductive oxide film with an irradiation of an ion onto a growing surface of the crystalline electrically conductive oxide film for etching crystal structures on the growing surface of the crystalline electrically conductive oxide film at a lower etching rate than a growing rate of the crystalline electrically conductive oxide film; and forming a dielectric film on the crystalline electrically conductive oxide film.
- FIG. 4 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a SiO 2 passivation film 2 is provided on a GaAs substrate 1 .
- a Ti layer 3 having a thickness of 10 nanometers is deposited as a contact layer on a selected region of the SiO 2 passivation film 2 by a sputtering method at room temperature.
- the GaAs substrate 1 is cooled at a temperature of ⁇ 100° C.
- an amorphous ruthenium oxide thin film having a thickness of 100 nanometers is deposited on the Ti contact layer 3 by a reactive sputtering method using an Ar-75% O 2 mixture gas to form an amorphous ruthenium oxide bottom electrode 4 - 1 on the Ti contact layer 3 .
- An SrTiO 3 thin dielectric film 7 having a thickness of 200 nanometers is deposited on a selected region of the amorphous ruthenium oxide bottom electrode 4 - 1 by an RF-sputtering method at a temperature of 200° C.
- a Pt top electrode 8 is provided on the SrTiO 3 thin dielectric film 7 .
- a SiO 2 interlayer insulator 5 is entirely provided which extends over the Pt top electrode 8 , the SrTiO 3 thin dielectric film 7 , the amorphous ruthenium oxide bottom electrode 4 - 1 and the SiO 2 passivation film 2 .
- the SiO 2 interlayer insulator 5 has contact holes positioned over the Pt top electrode 8 and the amorphous ruthenium oxide bottom electrode 4 - 1 .
- a first Au interconnection layer 6 - 1 is provided over the SiO 2 interlayer insulator 5 and within the contact hole positioned over the amorphous ruthenium oxide bottom electrode 4 - 1 , so that the first Au interconnection layer 6 is in contact with the amorphous ruthenium oxide bottom electrode 4 - 1 .
- a second Au interconnection layer 6 - 2 is provided over the SiO 2 interlayer insulator 5 and within the contact hole positioned over the Pt top electrode 8 , so that the second Au interconnection layer 6 is in contact with the Pt top electrode 8 .
- FIG. 5 is a fragmentary cross sectional elevation view illustrative of a second novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a SiO 2 passivation film 2 is provided on a GaAs substrate 1 .
- a Ti layer 3 having a thickness of 10 nanometers is deposited as a contact layer on a selected region of the SiO 2 passivation film 2 by a sputtering method at room temperature.
- the GaAs substrate 1 is cooled at a temperature of ⁇ 100° C.
- an amorphous ruthenium oxide thin film including 1 at % of Mg and having a thickness of 100 nanometers is deposited on the Ti contact layer 3 by a reactive sputtering method to form a 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4 - 2 on the Ti contact layer 3 .
- An SrTiO 3 thin dielectric film 7 having a thickness of 200 nanometers is deposited on a selected region of the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4 - 2 by an RF-sputtering method at a temperature of 200° C.
- a Pt top electrode 8 is provided on the SrTiO 3 thin dielectric film 7 .
- a SiO 2 interlayer insulator 5 is entirely provided which extends over the Pt top electrode 8 , the SrTiO 3 thin dielectric film 7 , the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4 - 2 and the SiO 2 passivation film 2 .
- the SiO 2 interlayer insulator 5 has contact holes positioned over the Pt top electrode 8 and the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4 - 2 .
- a first Au interconnection layer 6 - 1 is provided over the SiO 2 interlayer insulator 5 and within the contact hole positioned over the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4 - 2 , so that the first Au interconnection layer 6 is in contact with the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4 - 2 .
- a second Au interconnection layer 6 - 2 is provided over the SiO 2 interlayer insulator 5 and within the contact hole positioned over the Pt top electrode 8 , so that the second Au interconnection layer 6 is in contact with the Pt top electrode 8 .
- FIG. 6 is a fragmentary cross sectional elevation view illustrative of a third novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a SiO 2 passivation film 2 is provided on a GaAs substrate 1 .
- a Ti layer 3 having a thickness of 10 nanometers is deposited as a contact layer on a selected region of the SiO 2 passivation film 2 by a sputtering method at room temperature.
- the GaAs substrate 1 is cooled at a temperature of ⁇ 100° C.
- an (Ru, Ir)O 2 amorphous oxide thin film having a thickness of 100 nanometers is deposited on the Ti contact layer 3 by a reactive sputtering method to form an (Ru, Ir)O 2 amorphous oxide bottom electrode 4 - 3 on the Ti contact layer 3 , wherein the (Ru, Ir)O 2 amorphous oxide is an amorphous solid solution of either a ruthenium dioxide RuO 2 or an iridium dioxide IrO 2 .
- An SrTiO 3 thin dielectric film 7 having a thickness of 200 nanometers is deposited on a selected region of the (Ru, Ir)O 2 amorphous oxide bottom electrode 4 - 3 by an RF-sputtering method at a temperature of 200° C.
- a Pt top electrode 8 is provided on the SrTiO 3 thin dielectric film 7 .
- a SiO 2 interlayer insulator 5 is entirely provided which extends over the Pt top electrode 8 , the SrTiO 3 thin dielectric film 7 , the (Ru, Ir)O 2 amorphous oxide bottom electrode 4 - 3 and the SiO 2 passivation film 2 .
- the SiO 2 interlayer insulator 5 has contact holes positioned over the Pt top electrode 8 and the (Ru, Ir)O 2 amorphous oxide bottom electrode 4 - 3 .
- a first Au interconnection layer 6 - 1 is provided over the SiO 2 interlayer insulator 5 and within the contact hole positioned over the (Ru, Ir)O 2 amorphous oxide bottom electrode 4 - 3 , so that the first Au interconnection layer 6 is in contact with the (Ru, Ir)O 2 amorphous oxide bottom electrode 4 - 3 .
- a second Au interconnection layer 6 - 2 is provided over the SiO 2 interlayer insulator 5 and within the contact hole positioned over the Pt top electrode 8 , so that the second Au interconnection layer 6 is in contact with the Pt top electrode 8 .
- FIG. 7 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin film capacitor, the first novel thin film capacitor having the amorphous ruthenium oxide bottom electrode in the first embodiment, the second novel thin film capacitor having the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode in the second embodiment, and the third novel thin film capacitor having the (Ru, Ir)O 2 amorphous oxide bottom electrode in the third embodiment, wherein ⁇ represents the breakdown voltage, whilst ⁇ represents the surface roughness.
- the conventional thin film capacitor has a surface roughness of about 1.3 nanometers and a breakdown voltage of about 35V.
- the first novel thin film capacitor having the amorphous ruthenium oxide bottom electrode in the first embodiment has a surface roughness of about 0.8 nanometers and a breakdown voltage of about 155V.
- the amorphous film has a relatively smooth surface with a reduced roughness.
- the dielectric layer of the capacitor is formed at a temperature of not higher than a critical temperature for crystallization of the amorphous so that the amorphous film remains in amorphous state during the formation of the dielectric layer, for which reason the first novel thin film capacitor has a reduced surface roughness and an improved breakdown voltage.
- the reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- the second novel thin film capacitor having the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode in the second embodiment has a surface roughness of about 0.8 nanometers and a breakdown voltage of about 150V.
- the amorphous film has a relatively smooth surface with a reduced roughness.
- the dielectric layer of the capacitor is formed at a temperature of not higher than a critical temperature for crystallization of the amorphous so that the amorphous film remains in amorphous state during the formation of the dielectric layer, for which reason the second novel thin film capacitor has a reduced surface roughness and an improved breakdown voltage.
- the reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- the third novel thin film capacitor having the (Ru, Ir)O 2 amorphous oxide bottom electrode in the third embodiment has a surface roughness of about 0.75 nanometers and a breakdown voltage of about 175V.
- the amorphous film has a relatively smooth surface with a reduced roughness.
- the dielectric layer of the capacitor is formed at a temperature of not higher than a critical temperature for crystallization of the amorphous so that the amorphous film remains in amorphous state during the formation of the dielectric layer, for which reason the third novel thin film capacitor has a reduced surface roughness and an improved breakdown voltage.
- the reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- an element to the amorphous oxide bottom electrode for controlling electric characteristics of the thin film capacitor and also for stabilizing the amorphous state of the amorphous oxide bottom electrode.
- Refractory metals such as Mg or Ti are suitable for addition into the amorphous oxide bottom electrode. It was confirmed that even if an amount of the element added into the amorphous oxide bottom electrode is beyond 10 at %, then substantially no further effect can be obtained, for which reason a preferable range of amount of the element added into the amorphous oxide bottom electrode is 1-10 at %.
- the bottom electrode is made of other materials having similar structures and characteristics to the iridium oxide and ruthenium oxide, then the same effect as described in the third embodiment can be obtained.
- osmium oxide, rhenium oxide, rhodium oxide and solid solutions thereof are also available to obtain substantially the same effects as in the third embodiment.
- the substrate is cooled by the liquid nitrogen down to ⁇ 100° C. for subsequent deposition of the amorphous oxide layer by a sputtering method. Notwithstanding, it is also available to cool the substrate down to a temperature of not higher than 100° C. to form the required amorphous oxide film by not only the sputtering method but also other deposition methods such as chemical vapor deposition.
- FIG. 8 is a fragmentary cross sectional elevation view illustrative of a fourth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a TiSi 2 first diffusion barrier layer 10 is provided on a Si substrate 9 .
- a TiN second diffusion barrier layer 11 is provided on the TiSi 2 first diffusion barrier layer 10 .
- An Ir third diffusion barrier layer 12 a is provided on the TiN second diffusion barrier layer 11 .
- the Si substrate 9 is cooled at a temperature of ⁇ 100° C.
- a (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 having a thickness of 10 nanometers is deposited on the amorphous ruthenium oxide bottom electrode 13 a by an RF-sputtering method at a temperature of 300° C., whereby a smooth interface with a small roughness is formed between the amorphous ruthenium oxide bottom electrode 13 a and the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 .
- a (B 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 having a thickness of 200 nanometers is deposited on the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 by an RF-sputtering method at a higher temperature of 450° C., whereby the above amorphous ruthenium oxide bottom electrode 13 a is crystallized to form a single crystal ruthenium oxide bottom electrode 13 a.
- the smooth interface has already been defined between the amorphous ruthenium oxide bottom electrode 13 a and the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 , the interface between the single crystal ruthenium oxide bottom electrode 13 a and the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 remains smooth. Namely, the high flatness of the surface of the single crystal ruthenium oxide bottom electrode 13 a can be obtained.
- the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 is formed by the higher temperature than when the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 is formed, then the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 has a higher dielectric constant than the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 .
- the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 is much thicker than the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 , a dielectric constant of the capacitor largely depends upon the higher dielectric constant of the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 .
- An Ru top electrode 16 is provided on the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 .
- FIG. 9 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor and the fourth novel thin film capacitor, wherein ⁇ represents the leakage of currents, whilst ⁇ represents the surface roughness.
- the conventional thin film capacitor has a surface roughness of about 1.2 nanometers and a leakage of current of about 1.3 ⁇ 10 ⁇ 4 A/cm 2 .
- the fourth novel thin film capacitor in the fourth embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 1.0 ⁇ 10 ⁇ 8 A/cm 2 .
- the bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced.
- the above amorphous ruthenium oxide bottom electrode 13 a is crystallized to form the single crystal ruthenium oxide bottom electrode 13 a.
- the smooth interface has already been defined between the amorphous ruthenium oxide bottom electrode 13 a and the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 , for which reason the interface between the single crystal ruthenium oxide bottom electrode 13 a and the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 remains smooth. Namely, the high flatness of the surface of the single crystal ruthenium oxide bottom electrode 13 a can be obtained.
- the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 is formed by the higher temperature than when the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 is formed, then the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 has a higher dielectric constant than the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 .
- the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 is much thicker than the (Ba 0.5 Sr 0.5 )TiO 3 first thin dielectric film 14 , for which reason the dielectric constant of the capacitor largely depends upon the higher dielectric constant of the (Ba 0.5 Sr 0.5 )TiO 3 second thin dielectric film 15 .
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- FIG. 10 is a fragmentary cross sectional elevation view illustrative of a fifth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a TiSi 2 first diffusion barrier layer 10 is provided on a Si substrate 9 .
- a TiN second diffusion barrier layer 11 is provided on the TiSi 2 first diffusion barrier layer 10 .
- An Ru third diffusion barrier layer 12 a is provided on the TiN second diffusion barrier layer 11 .
- the Si substrate 9 is cooled at a temperature of ⁇ 100° C.
- a Pb(Zr 0.48 Ti 0.52 )O 3 thin film having a thickness of 200 nanometers is deposited on the amorphous strontium ruthenium oxide SrRuO 3 layer by an RF-sputtering method at a temperature of 300° C., before the whereby a smooth interface with a small roughness is formed between the Pb(Zr 0.48 Ti 0.52 )O 3 thin film is subjected to a rapid thermal annealing in an oxygen atmosphere at a temperature of 600° C.
- the amorphous strontium ruthenium oxide SrRuO 3 layer is crystallized to form the strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 1 .
- the smooth interface between the amorphous strontium ruthenium oxide SrRuO 3 layer and the Pb(Zr 0.48 Ti 0.52 )O 3 thin film has already been defined, for which reason the smooth interface can be obtained between the strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 1 and the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 .
- the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 has a high dielectric constant.
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- FIG. 11 is a fragmentary cross sectional elevation view illustrative of a sixth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a TiSi 2 first diffusion barrier layer 10 is provided on a Si substrate 9 .
- a TiN second diffusion barrier layer 11 is provided on the TiSi 2 first diffusion barrier layer 10 .
- An Ru third diffusion barrier layer 12 a is provided on the TiN second diffusion barrier layer 11 .
- the Si substrate 9 is cooled at a temperature of ⁇ 100° C.
- a Pb(Zr 0.48 Ti 0.52 )O 3 thin film having a thickness of 200 nanometers is deposited on the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO 3 layer by an RF-sputtering method at a temperature of 300° C., before the whereby a smooth interface with a small roughness is formed between the Pb(Zr 0.48 Ti 0.52 )O 3 thin film is subjected to a rapid thermal annealing in an oxygen atmosphere at a temperature of 600° C.
- the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO 3 layer is crystallized to form the 5 at % Mg-containing strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 2 .
- the smooth interface between the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO 3 layer and the Pb(Zr 0.48 Ti 0.52 )O 3 thin film has already been defined, for which reason the smooth interface can be obtained between the 5 at % Mg-containing strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 2 and the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 .
- the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 has a high dielectric constant.
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- FIG. 12 is a fragmentary cross sectional elevation view illustrative of a seventh novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit.
- a TiSi 2 first diffusion barrier layer 10 is provided on a Si substrate 9 .
- a TiN second diffusion barrier layer 11 is provided on the TiSi 2 first diffusion barrier layer 10 .
- An Ru third diffusion barrier layer 12 a is provided on the TiN second diffusion barrier layer 11 .
- the Si substrate 9 is cooled at a temperature of ⁇ 100° C.
- a Pb(Zr 0.48 Ti 0.52 )O 3 thin film having a thickness of 200 nanometers is deposited on the amorphous Sr(Ru, Ir)O 3 layer by an RF-sputtering method at a temperature of 300° C., before the whereby a smooth interface with a small roughness is formed between the Pb(Zr 0.48 Ti 0.52 )O 3 thin film is subjected to a rapid thermal annealing in an oxygen atmosphere at a temperature of 600° C.
- the amorphous strontium Sr(Ru, Ir)O 3 layer is crystallized to form the Sr(Ru, Ir)O 3 bottom electrode 17 - 3 .
- the smooth interface between the amorphous Sr(Ru, Ir)O 3 layer and the Pb(Zr 0.48 Ti 0.52 )O 3 thin film has already been defined, for which reason the smooth interface can be obtained between the Sr(Ru, Ir)O 3 bottom electrode 17 - 3 and the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 .
- the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 has a high dielectric constant.
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- FIG. 13 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor, the fifth novel thin film capacitor having the SrRuO 3 bottom electrode in the fifth embodiment, the sixth novel thin film capacitor having the 5 at % Mg-containing SrRuO 3 bottom electrode in the sixth embodiment, and the seventh novel thin film capacitor having the Sr(Ru, Ir)O 3 bottom electrode in the seventh embodiment, wherein ⁇ represents the leakage of currents, whilst ⁇ represents the surface roughness.
- the conventional thin film capacitor has a surface roughness of about 1.2 nanometers and a leakage of current of about 1.3 ⁇ 10 ⁇ 4 A/cm 2 .
- the fifth novel thin film capacitor having the SrRuO 3 bottom electrode in the fifth embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 1.0 ⁇ 10 ⁇ 8 A/cm 2 .
- the bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced.
- the amorphous strontium ruthenium oxide SrRuO 3 layer is crystallized to form the strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 1 .
- the smooth interface between the amorphous strontium ruthenium oxide SrRuO 3 layer and the Pb(Zr 0.48 Ti 0.52 )O 3 thin film has already been defined, for which reason the smooth interface can be obtained between the strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 1 and the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 .
- the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 has a high dielectric constant.
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- the sixth novel thin film capacitor having the 5 at % Mg-containing SrRuO 3 bottom electrode in the sixth embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 9.0 ⁇ 10 ⁇ 9 A/cm 2 .
- the bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced.
- the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO 3 layer is crystallized to form the 5 at % Mg-containing strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 2 .
- the smooth interface between the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO 3 layer and the Pb(Zr 0.48 Ti 0.52 )O 3 thin film has already been defined, for which reason the smooth interface can be obtained between the 5 at % Mg-containing strontium ruthenium oxide SrRuO 3 bottom electrode 17 - 2 and the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 .
- the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 has a high dielectric constant.
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- the seventh novel thin film capacitor having the Sr(Ru, Ir)O 3 bottom electrode in the seventh embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 9.5 ⁇ 10 ⁇ 9 A/cm 2 .
- the bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced.
- the amorphous strontium Sr(Ru, Ir)O 3 layer is crystallized to form the Sr(Ru, Ir)O 3 bottom electrode 17 - 3 .
- the smooth interface between the amorphous Sr(Ru, Ir)O 3 layer and the Pb(Zr 0.48 Ti 0.52 )O 3 thin film has already been defined, for which reason the smooth interface can be obtained between the Sr(Ru, Ir)O 3 bottom electrode 17 - 3 and the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 .
- the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr 0.48 Ti 0.52 )O 3 thin dielectric film 18 has a high dielectric constant.
- the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor.
- FIG. 14 is a fragmentary cross sectional elevation view illustrative of an eighth novel thin film capacitor having an improved bottom electrode formed over an interlayer insulator for a semiconductor integrated circuit.
- An SiO 2 interlayer insulator 19 having a thickness of 600 nanometers has a contact hole, within which a contact plug is provided, wherein the contact plug comprises laminations of a phosphorus-doped polysilicon film 20 , a titanium silicide layer 10 and a titanium nitride layer 11 .
- An Ru film 12 having a thickness of 50 nanometers is deposited on a selected region of the SiO 2 interlayer insulator 19 by a sputtering method at a substrate temperature of 200° C., so that the Ru film 12 extends over the titanium nitride layer 11 and the SiO 2 interlayer insulator 19 in the vicinity of the contact hole.
- An RuO 2 bottom electrode 21 as a storage electrode is selectively provided on the Ru film 12 by a sputtering method at a substrate temperature of 250° C. with an Ar-irradiation, wherein the RuO 2 bottom electrode 21 has a thickness of 200 nanometers.
- the RuO 2 bottom electrode 21 may be patterned as follows.
- a spin-on-glass etching mask is formed on the RuO 2 layer by use of a photo-lithography technique.
- An electron cyclotron resonance plasma etching is carried out using a mixture gas of Cl 2 and O 2 to pattern the RuO 2 layer thereby forming the RuO 2 bottom electrode 21 .
- An electron cyclotron resonance metal organic chemical vapor deposition method is carried out using Ba(DPM) 2 , Sr(DPM) 2 , Ti(i-OC 3 H 7 ) and oxygen gas as source gases at a substrate temperature of 500° C.
- the bottom electrode is deposited with an ion-irradiation such as phosphorus ion irradiation. The ion-irradiation onto the crystal growing surface etches the crystal growing surface but at a lower etching rate than the crystal growth rate.
- a crystalline conductive oxide is deposited by growing top-tapered and pillar-shaped crystal structures. This increases a surface roughness of the conductive oxide bottom electrode. Further, the growth of the crystalline conductive oxide on the polycrystalline layer emphasizes the surface roughness.
- the ion-irradiation onto the crystal growing surface is carried out to etch the tapered tops of the pillar-shaped crystal structures, whereby the surface roughness of the crystal growing surface is made smooth.
- the conductive oxide bottom electrode may have a smooth surface.
- the conductive oxide bottom electrode has already comprised a crystal before the deposition process of the dielectric film at the high substrate temperature, for which reason no change in shape of the surface of the conductive oxide bottom electrode is caused during the high temperature deposition process for the dielectric film.
- FIG. 15 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin film capacitor and the eighth novel thin film capacitor having the crystalline ruthenium oxide bottom electrode in the eighth embodiment wherein ⁇ represents the breakdown voltage, whilst ⁇ represents the surface roughness.
- the conventional thin film capacitor has a surface roughness of about 1.2 nanometers and a breakdown voltage of about 10V.
- the eighth novel thin film capacitor having the crystalline ruthenium oxide bottom electrode in the eighth embodiment has a surface roughness of about 0.7 nanometers and a breakdown voltage of about 30V.
- the reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- the bottom electrode may comprise an oxide represented by a chemical formula ABO 3 , where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
Landscapes
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
Description
- 1. The present invention relates to a thin film capacitor and a method of forming the same, and more particularly to a thin film capacitor having an improved bottom electrode to be used in a semiconductor integrated circuit.
- 2. A high temperature oxygen atmosphere is necessary to form a high dielectric constant thin film such as SrTiO3 or (Ba, Sr)TiO3 which shows several hundreds dielectric constant at room temperature. Such the high dielectric constant thin film is deposited on a bottom electrode of a stable electrically conductive oxide such as RuO2.
- 3. In 1994, International Electron Devices Meeting Technical Digest, pp. 831-834, it is disclosed that a polycrystalline RuO2 thin film is deposited by a reactive sputtering method on a TiN thin film serving as a diffusion barrier layer for subsequent patterning the laminations of the TiN thin film and the polycrystalline RuO2 thin film to define an RuO2/TiN storage electrode before an SrTiO3 thin dielectric thin film is deposited on the RuO2/TiN storage electrode by a chemical vapor deposition method.
- 4. In 1995, International Electron devices Meeting Technical Digest pp. 119-122, it is disclosed that an Ru thin film is deposited on a TiN diffusion barrier layer before a polycrystalline RuO2 thin film is deposited by a reactive sputtering method on the Ru thin film to form a RuO2/Ru/TiN storage electrode.
- 5.FIG. 1 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode of an electrically conductive oxide. A TiN
diffusion barrier layer 11 is provided on asubstrate 9. A polycrystalline conductiveoxide bottom electrode 24 is provided on the TiNdiffusion barrier layer 11. Adielectric film 25 is provided on the polycrystalline conductiveoxide bottom electrode 24. Atop electrode 26 is provided on thedielectric film 25. - 6. The polycrystalline conductive
oxide bottom electrode 24 has a pillar-shaped or particle-shaped crystal structure with a size of several tens nanometers, for which reason a surface of the polycrystalline conductiveoxide bottom electrode 24 also has an roughness of the same size as the crystal structure. Particularly, this problem with the surface roughness of the bottom electrode is significant when the polycrystalline conductive layer serving as the diffusion barrier layer is provided on the substrate and the polycrystalline conductive oxide layer serving as the bottom electrode is provided on the diffusion barrier layer. A field concentration may appear at convex portions of the surface of the bottom electrode. The dielectric film is unlikely to be deposited within concave portions of the surface of the bottom electrode, whereby voids are likely to be formed at the concave portions of the surface of the bottom electrode. For those reasons, a leakage of current may be caused and a breakdown voltage may be reduced. - 7. In Japanese laid-open patent publication No. 2-46756, it is disclosed that a polycrystalline silicon film is subjected to an ion-implantation of As in order to amorphize a surface region of the polycrystalline silicon film before a dielectric film is formed on the amorphized surface region of the polycrystalline silicon film. FIG. 2 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode having an amorphized surface region. A
silicon oxide film 102 is provided on asilicon substrate 101. Abottom electrode 103 is formed on a selected region of thesilicon oxide film 102, wherein thebottom electrode 103 comprises an undoped polycrystalline silicon film and a surface region which comprises anamorphous layer 108. Asilicon nitride film 104 is provided which extends on theamorphous layer 108 and unselected regions of thesilicon oxide film 102. Asilicon oxide film 105 is provided on thesilicon nitride film 104. A polycrystalline silicontop electrode 106 is provided on thesilicon oxide film 105. - 8.FIGS. 3A through 3E are fragmentary cross sectional elevation views illustrative of a conventional method of forming the above conventional thin film capacitor having the bottom electrode having the amorphized surface region.
- 9. With reference to FIG. 3A, a
silicon oxide film 102 is formed on asilicon substrate 101. An undoped polycrystalline silicon film is deposited by a chemical vapor deposition method on thesilicon oxide film 102 for subsequent patterning the undoped polycrystalline silicon film. - 10. With reference to FIG. 3B, the patterned undoped polycrystalline silicon film is then subjected to an ion-implantation of an impurity such as As to amorphize a surface region of the patterned undoped polycrystalline silicon film, thereby forming an
amorphous silicon layer 108. As a result, abottom electrode 103 comprising the undoped polycrystalline silicon film and theamorphous silicon layer 108 is formed on a selected region of thesilicon oxide film 102. - 11. With reference to FIG. 3C, a
silicon nitride film 104 is formed which extends on theamorphous layer 108 and unselected regions of thesilicon oxide film 102. - 12. With reference to FIG. 3D, a
silicon oxide film 105 is formed on thesilicon nitride film 104. - 13. With reference to FIG. 3E, a polycrystalline
silicon top electrode 106 is formed on thesilicon oxide film 105. - 14. The dielectric of the capacitor includes the silicon oxide film which has a small dielectric constant. This silicon oxide film reduces an effective capacitance, whereby it is difficult to obtain desired characteristics of the thin film capacitor. Further, the ion-implantation of As for forming the
amorphous layer 108 is labored and time-consuming process. - 15. In the above circumstances, it had been required to develop a novel thin film capacitor free from the above problems and a novel method of forming the same.
- 16. Accordingly, it is an object of the present invention to provide a novel thin film capacitor having an improved bottom electrode free from the above problems.
- 17. It is a further object of the present invention to provide a novel thin film capacitor having an improved bottom electrode capable of suppressing a leakage of current.
- 18. It is a still further object of the present invention to provide a novel thin film capacitor having an improved bottom electrode capable of preventing a drop of the breakdown voltage.
- 19. It is yet a further object of the present invention to provide a novel thin film capacitor having an improved bottom electrode having a smooth surface free of a remarkable roughness.
- 20. It is a further more object of the present invention to provide an improved bottom electrode for a thin film capacitor, wherein the improved bottom electrode has a smooth surface free of a remarkable roughness for suppressing a leakage of current and preventing a drop of the breakdown voltage.
- 21. It is still more object of the present invention to provide a method of forming a novel thin film capacitor having an improved bottom electrode free from the above problems.
- 22. It is moreover object of the present invention to provide a method of forming a novel thin film capacitor having an improved bottom electrode capable of suppressing a leakage of current.
- 23. It is another object of the present invention to provide a method of forming a novel thin film capacitor having an improved bottom electrode capable of preventing a drop of the breakdown voltage.
- 24. It is still another object of the present invention to provide a method of forming a novel thin film capacitor having an improved bottom electrode having a smooth surface free of a remarkable roughness.
- 25. It is yet another object of the present invention to provide a method of forming an improved bottom electrode for a thin film capacitor, wherein the improved bottom electrode has a smooth surface free of a remarkable roughness for suppressing a leakage of current and preventing a drop of the breakdown voltage.
- 26. The present invention provides a storage electrode of a capacitor. The storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an amorphous electrically conductive oxide material.
- 27. The present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: forming an amorphous electrically conductive oxide film; and forming a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film.
- 28. The present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: forming an amorphous electrically conductive oxide film; forming a first dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and forming a second dielectric film on the first dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- 29. The present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: forming an amorphous electrically conductive oxide film; depositing a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and carrying out a heat treatment to increase a dielectric constant of the dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- 30. The present invention also provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: growing a crystalline electrically conductive oxide film with an irradiation of an ion onto a growing surface of the crystalline electrically conductive oxide film for etching crystal structures on the growing surface of the crystalline electrically conductive oxide film at a lower etching rate than a growing rate of the crystalline electrically conductive oxide film; and forming a dielectric film on the crystalline electrically conductive oxide film.
- 31. The above and other objects, features and advantages of the present invention will be apparent from the following descriptions.
- 32. Preferred embodiments according to the present invention will be described in detail with reference to the accompanying drawings.
- 33.FIG. 1 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode of an electrically conductive oxide.
- 34.FIG. 2 is a fragmentary cross sectional elevation view illustrative of a conventional thin film capacitor having a bottom electrode having an amorphized surface region.
- 35.FIGS. 3A through 3E are fragmentary cross sectional elevation views illustrative of a conventional method of forming the above conventional thin film capacitor having the bottom electrode having the amorphized surface region.
- 36.FIG. 4 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a first embodiment in accordance with the present invention.
- 37.FIG. 5 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a second embodiment in accordance with the present invention.
- 38.FIG. 6 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a third embodiment in accordance with the present invention.
- 39.FIG. 7 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin capacitor, the first novel thin film capacitor having the amorphous ruthenium oxide bottom electrode in the first embodiment, the second novel thin film capacitor having the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode in the second embodiment, and the third novel thin film capacitor having the (Ru, Ir)O2 amorphous oxide bottom electrode in the third embodiment in accordance with the present invention.
- 40.FIG. 8 is a fragmentary cross sectional elevation view illustrative of a fourth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in the fourth embodiment in accordance with the present invention.
- 41.FIG. 9 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor and the fourth novel thin film capacitor in the fourth embodiment in accordance with the present invention.
- 42.FIG. 10 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a fifth embodiment in accordance with the present invention.
- 43.FIG. 11 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a sixth embodiment in accordance with the present invention.
- 44.FIG. 12 is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit in a seventh embodiment in accordance with the present invention.
- 45.FIG. 13 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor, the fifth novel thin film capacitor having the SrRuO3 bottom electrode in the fifth embodiment, the sixth novel thin film capacitor having the 5 at % Mg-containing SrRuO3 bottom electrode in the sixth embodiment, and the seventh novel thin film capacitor having the Sr(Ru, Ir)O3 bottom electrode in the seventh embodiment in accordance with the present invention.
- 46.FIG. 14 is a fragmentary cross sectional elevation view illustrative of an eighth novel thin film capacitor having an improved bottom electrode formed over an interlayer insulator for a semiconductor integrated circuit in the eighth embodiment in accordance with the present invention.
- 47.FIG. 15 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin film capacitor and the eighth novel thin film capacitor having the crystalline ruthenium oxide bottom electrode in the eighth embodiment in accordance with the present invention.
- 48. The first present invention provides a storage electrode of a capacitor. The storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an amorphous electrically conductive oxide material.
- 49. It is preferable that an entire part of the storage electrode is made of an amorphous electrically conductive oxide material.
- 50. It is also preferable that the amorphous electrically conductive oxide material comprises an oxide of at least a metal selected from the group consisting of Ru, Ir, Os, Re and Rh.
- 51. It is also preferable that the amorphous electrically conductive oxide material comprises a material represented by a chemical formula of ABO3, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 52. It is also preferable that the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula of ABO3, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 53. It is also preferable that the amorphous electrically conductive oxide material comprises a material represented by a chemical formula of A2BO4, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 54. It is also preferable that the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula of A2BO4, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 55. It is also preferable that the amorphous electrically conductive oxide material comprises a material represented by a chemical formula of A2B2O7, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 56. It is also preferable that the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula of A2B2O7, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 57. It is also preferable that the amorphous electrically conductive oxide material comprises a material represented by a chemical formula (Bi2O2)Am−1BmO3m+1 (m=1, 2, 3, 4, 5), where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, K and Bi; and B is at least an element selected from the group consisting of Ti, Ta, Nb and W.
- 58. It is also preferable that the amorphous electrically conductive oxide material comprises an oxygen deficiency of a material represented by a chemical formula (Bi2O2)Am−1BmO3m+1 (m=1, 2, 3, 4, 5), where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, K and Bi; and B is at least an element selected from the group consisting of Ti, Ta, Nb and W.
- 59. It is also preferable that the amorphous electrically conductive oxide material is doped with at least a refractory metal.
- 60. It is further preferable that the refractory metal is doped in the range of 1-10 at %.
- 61. The second present invention provides a storage electrode of a capacitor. The storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material of at least a metal selected from the group consisting of Ru, Ir, Os, Re and Rh.
- 62. It is preferable that an entire part of the storage electrode is made of an electrically conductive oxide material of at least a metal selected from the group consisting of Ru, Ir, Os, Re and Rh.
- 63. It is also preferable that the electrically conductive oxide material is doped with at least a refractory metal.
- 64. It is further preferable that the refractory metal is doped in the range of 1-10 at %.
- 65. The third present invention provides a storage electrode of a capacitor. The storage electrode including a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of ABO3, or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 66. It is preferable that an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of ABO3 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 67. It is also preferable that the electrically conductive oxide material is doped with at least a refractory metal.
- 68. It is further preferable that the refractory metal is doped in the range of 1-10 at %.
- 69. The fourth present invention provides a storage electrode of a capacitor. The storage electrode includes a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of A2BO4 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 70. It is preferable that an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of A2BO4 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 71. It is also preferable that the electrically conductive oxide material is doped with at least a refractory metal.
- 72. It is further preferable that the refractory metal is doped in the range of 1-10 at %.
- 73. The fifth present invention provides a storage electrode of a capacitor. The storage electrode including a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of A2B2O7 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 74. It is preferable that an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of A2B2O7 or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; and B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W.
- 75. It is also preferable that the electrically conductive oxide material is doped with at least a refractory metal.
- 76. It is further preferable that the refractory metal is doped in the range of 1-10 at %.
- 77. The sixth present invention provides a storage electrode of a capacitor. The storage electrode including a region in contact with a dielectric film of the capacitor, wherein at least the region is made of an electrically conductive oxide material represented by a chemical formula of (Bi2O2)Am−1BmO3m+1 (m=1, 2, 3, 4, 5) or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, K and Bi; and B is at least an element selected from the group consisting of Ti, Ta, Nb and W.
- 78. It is preferable that an entire part of the storage electrode is made of an electrically conductive oxide material represented by a chemical formula of (Bi2O2)Am−1BmO3m+1 (m=1, 2, 3, 4, 5) or an oxygen deficiency thereof, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, K and Bi; and B is at least an element selected from the group consisting of Ti, Ta, Nb and W.
- 79. It is also preferable that the electrically conductive oxide material is doped with at least a refractory metal.
- 80. It is further preferable that the refractory metal is doped in the range of 1-10 at %.
- 81. The seventh present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: forming an amorphous electrically conductive oxide film; and forming a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film.
- 82. The eighth present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: forming an amorphous electrically conductive oxide film; forming a first dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and forming a second dielectric film on the first dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- 83. The ninth present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: forming an amorphous electrically conductive oxide film; depositing a dielectric film on the amorphous electrically conductive oxide film at a temperature lower than a critical temperature of crystallization of the amorphous electrically conductive oxide film so as to form an interface between an amorphous electrically conductive oxide bottom electrode and the dielectric film; and carrying out a heat treatment to increase a dielectric constant of the dielectric film at a temperature higher than the critical temperature so as to cause a crystallization of the amorphous electrically conductive oxide film whereby the amorphous electrically conductive oxide film is made into a crystalline electrically conductive oxide bottom electrode thereby to form an interface between the crystalline electrically conductive oxide bottom electrode and the dielectric film.
- 84. The tenth present invention provides a method of forming an interface between a bottom electrode and a dielectric film of a capacitor. The method comprises the steps of: growing a crystalline electrically conductive oxide film with an irradiation of an ion onto a growing surface of the crystalline electrically conductive oxide film for etching crystal structures on the growing surface of the crystalline electrically conductive oxide film at a lower etching rate than a growing rate of the crystalline electrically conductive oxide film; and forming a dielectric film on the crystalline electrically conductive oxide film.
- 85. FIRST TO THIRD EMBODIMENTS:
- 86. A first embodiment according to the present invention will be described in detail with reference to FIG. 4 which is a fragmentary cross sectional elevation view illustrative of a first novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A SiO2 passivation film 2 is provided on a
GaAs substrate 1. ATi layer 3 having a thickness of 10 nanometers is deposited as a contact layer on a selected region of the SiO2 passivation film 2 by a sputtering method at room temperature. TheGaAs substrate 1 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an amorphous ruthenium oxide thin film having a thickness of 100 nanometers is deposited on theTi contact layer 3 by a reactive sputtering method using an Ar-75% O2 mixture gas to form an amorphous ruthenium oxide bottom electrode 4-1 on theTi contact layer 3. An SrTiO3 thindielectric film 7 having a thickness of 200 nanometers is deposited on a selected region of the amorphous ruthenium oxide bottom electrode 4-1 by an RF-sputtering method at a temperature of 200° C. APt top electrode 8 is provided on the SrTiO3 thindielectric film 7. A SiO2 interlayer insulator 5 is entirely provided which extends over thePt top electrode 8, the SrTiO3 thindielectric film 7, the amorphous ruthenium oxide bottom electrode 4-1 and the SiO2 passivation film 2. The SiO2 interlayer insulator 5 has contact holes positioned over thePt top electrode 8 and the amorphous ruthenium oxide bottom electrode 4-1. A first Au interconnection layer 6-1 is provided over the SiO2 interlayer insulator 5 and within the contact hole positioned over the amorphous ruthenium oxide bottom electrode 4-1, so that the firstAu interconnection layer 6 is in contact with the amorphous ruthenium oxide bottom electrode 4-1. A second Au interconnection layer 6-2 is provided over the SiO2 interlayer insulator 5 and within the contact hole positioned over thePt top electrode 8, so that the secondAu interconnection layer 6 is in contact with thePt top electrode 8. - 87. A second embodiment according to the present invention will be described in detail with reference to FIG. 5 which is a fragmentary cross sectional elevation view illustrative of a second novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A SiO2 passivation film 2 is provided on a
GaAs substrate 1. ATi layer 3 having a thickness of 10 nanometers is deposited as a contact layer on a selected region of the SiO2 passivation film 2 by a sputtering method at room temperature. TheGaAs substrate 1 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an amorphous ruthenium oxide thin film including 1 at % of Mg and having a thickness of 100 nanometers is deposited on theTi contact layer 3 by a reactive sputtering method to form a 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4-2 on theTi contact layer 3. An SrTiO3 thindielectric film 7 having a thickness of 200 nanometers is deposited on a selected region of the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4-2 by an RF-sputtering method at a temperature of 200° C. APt top electrode 8 is provided on the SrTiO3 thindielectric film 7. A SiO2 interlayer insulator 5 is entirely provided which extends over thePt top electrode 8, the SrTiO3 thindielectric film 7, the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4-2 and the SiO2 passivation film 2. The SiO2 interlayer insulator 5 has contact holes positioned over thePt top electrode 8 and the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4-2. A first Au interconnection layer 6-1 is provided over the SiO2 interlayer insulator 5 and within the contact hole positioned over the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4-2, so that the firstAu interconnection layer 6 is in contact with the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode 4-2. A second Au interconnection layer 6-2 is provided over the SiO2 interlayer insulator 5 and within the contact hole positioned over thePt top electrode 8, so that the secondAu interconnection layer 6 is in contact with thePt top electrode 8. - 88. A third embodiment according to the present invention will be described in detail with reference to FIG. 6 which is a fragmentary cross sectional elevation view illustrative of a third novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A SiO2 passivation film 2 is provided on a
GaAs substrate 1. ATi layer 3 having a thickness of 10 nanometers is deposited as a contact layer on a selected region of the SiO2 passivation film 2 by a sputtering method at room temperature. TheGaAs substrate 1 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an (Ru, Ir)O2 amorphous oxide thin film having a thickness of 100 nanometers is deposited on theTi contact layer 3 by a reactive sputtering method to form an (Ru, Ir)O2 amorphous oxide bottom electrode 4-3 on theTi contact layer 3, wherein the (Ru, Ir)O2 amorphous oxide is an amorphous solid solution of either a ruthenium dioxide RuO2 or an iridium dioxide IrO2. An SrTiO3 thindielectric film 7 having a thickness of 200 nanometers is deposited on a selected region of the (Ru, Ir)O2 amorphous oxide bottom electrode 4-3 by an RF-sputtering method at a temperature of 200° C. APt top electrode 8 is provided on the SrTiO3 thindielectric film 7. A SiO2 interlayer insulator 5 is entirely provided which extends over thePt top electrode 8, the SrTiO3 thindielectric film 7, the (Ru, Ir)O2 amorphous oxide bottom electrode 4-3 and the SiO2 passivation film 2. The SiO2 interlayer insulator 5 has contact holes positioned over thePt top electrode 8 and the (Ru, Ir)O2 amorphous oxide bottom electrode 4-3. A first Au interconnection layer 6-1 is provided over the SiO2 interlayer insulator 5 and within the contact hole positioned over the (Ru, Ir)O2 amorphous oxide bottom electrode 4-3, so that the firstAu interconnection layer 6 is in contact with the (Ru, Ir)O2 amorphous oxide bottom electrode 4-3. A second Au interconnection layer 6-2 is provided over the SiO2 interlayer insulator 5 and within the contact hole positioned over thePt top electrode 8, so that the secondAu interconnection layer 6 is in contact with thePt top electrode 8. - 89.FIG. 7 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin film capacitor, the first novel thin film capacitor having the amorphous ruthenium oxide bottom electrode in the first embodiment, the second novel thin film capacitor having the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode in the second embodiment, and the third novel thin film capacitor having the (Ru, Ir)O2 amorphous oxide bottom electrode in the third embodiment, wherein represents the breakdown voltage, whilst Δ represents the surface roughness. The conventional thin film capacitor has a surface roughness of about 1.3 nanometers and a breakdown voltage of about 35V.
- 90. The first novel thin film capacitor having the amorphous ruthenium oxide bottom electrode in the first embodiment has a surface roughness of about 0.8 nanometers and a breakdown voltage of about 155V. The amorphous film has a relatively smooth surface with a reduced roughness. Further, the dielectric layer of the capacitor is formed at a temperature of not higher than a critical temperature for crystallization of the amorphous so that the amorphous film remains in amorphous state during the formation of the dielectric layer, for which reason the first novel thin film capacitor has a reduced surface roughness and an improved breakdown voltage. The reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- 91. The second novel thin film capacitor having the 1 at % Mg-containing amorphous ruthenium oxide bottom electrode in the second embodiment has a surface roughness of about 0.8 nanometers and a breakdown voltage of about 150V. The amorphous film has a relatively smooth surface with a reduced roughness. Further, the dielectric layer of the capacitor is formed at a temperature of not higher than a critical temperature for crystallization of the amorphous so that the amorphous film remains in amorphous state during the formation of the dielectric layer, for which reason the second novel thin film capacitor has a reduced surface roughness and an improved breakdown voltage. The reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- 92. The third novel thin film capacitor having the (Ru, Ir)O2 amorphous oxide bottom electrode in the third embodiment has a surface roughness of about 0.75 nanometers and a breakdown voltage of about 175V. The amorphous film has a relatively smooth surface with a reduced roughness. Further, the dielectric layer of the capacitor is formed at a temperature of not higher than a critical temperature for crystallization of the amorphous so that the amorphous film remains in amorphous state during the formation of the dielectric layer, for which reason the third novel thin film capacitor has a reduced surface roughness and an improved breakdown voltage. The reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- 93. As described in the second embodiment, it is preferable to add an element to the amorphous oxide bottom electrode for controlling electric characteristics of the thin film capacitor and also for stabilizing the amorphous state of the amorphous oxide bottom electrode. Refractory metals such as Mg or Ti are suitable for addition into the amorphous oxide bottom electrode. It was confirmed that even if an amount of the element added into the amorphous oxide bottom electrode is beyond 10 at %, then substantially no further effect can be obtained, for which reason a preferable range of amount of the element added into the amorphous oxide bottom electrode is 1-10 at %.
- 94. If the bottom electrode is made of other materials having similar structures and characteristics to the iridium oxide and ruthenium oxide, then the same effect as described in the third embodiment can be obtained. For example, osmium oxide, rhenium oxide, rhodium oxide and solid solutions thereof are also available to obtain substantially the same effects as in the third embodiment.
- 95. In the above first to third embodiments, the substrate is cooled by the liquid nitrogen down to −100° C. for subsequent deposition of the amorphous oxide layer by a sputtering method. Notwithstanding, it is also available to cool the substrate down to a temperature of not higher than 100° C. to form the required amorphous oxide film by not only the sputtering method but also other deposition methods such as chemical vapor deposition.
- 96. FOURTH EMBODIMENT:
- 97. A fourth embodiment according to the present invention will be described in detail with reference to FIG. 8 which is a fragmentary cross sectional elevation view illustrative of a fourth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A TiSi2 first
diffusion barrier layer 10 is provided on aSi substrate 9. A TiN seconddiffusion barrier layer 11 is provided on the TiSi2 firstdiffusion barrier layer 10. An Ir thirddiffusion barrier layer 12 a is provided on the TiN seconddiffusion barrier layer 11. TheSi substrate 9 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an amorphous ruthenium oxide thin film is deposited on the Ir thirddiffusion barrier layer 12 a by a reactive sputtering method using an Ar-75% O2 mixture gas to form an amorphous rutheniumoxide bottom electrode 13 a on the Ir thirddiffusion barrier layer 12 a. A (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14 having a thickness of 10 nanometers is deposited on the amorphous rutheniumoxide bottom electrode 13 a by an RF-sputtering method at a temperature of 300° C., whereby a smooth interface with a small roughness is formed between the amorphous rutheniumoxide bottom electrode 13 a and the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14. A (B0.5Sr0.5)TiO3 secondthin dielectric film 15 having a thickness of 200 nanometers is deposited on the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14 by an RF-sputtering method at a higher temperature of 450° C., whereby the above amorphous rutheniumoxide bottom electrode 13 a is crystallized to form a single crystal rutheniumoxide bottom electrode 13 a. Since, however, the smooth interface has already been defined between the amorphous rutheniumoxide bottom electrode 13 a and the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14, the interface between the single crystal rutheniumoxide bottom electrode 13 a and the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14 remains smooth. Namely, the high flatness of the surface of the single crystal rutheniumoxide bottom electrode 13 a can be obtained. Since, further, the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15 is formed by the higher temperature than when the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14 is formed, then the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15 has a higher dielectric constant than the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14. Since, furthermore, the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15 is much thicker than the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14, a dielectric constant of the capacitor largely depends upon the higher dielectric constant of the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. AnRu top electrode 16 is provided on the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15. - 98.FIG. 9 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor and the fourth novel thin film capacitor, wherein represents the leakage of currents, whilst Δ represents the surface roughness. The conventional thin film capacitor has a surface roughness of about 1.2 nanometers and a leakage of current of about 1.3×10−4 A/cm2.
- 99. The fourth novel thin film capacitor in the fourth embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 1.0×10−8 A/cm2. The bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced. As described above, when the (Ba0.5Sr0.5)TiO3 second
thin dielectric film 15 is deposited at the higher temperature of 450° C., the above amorphous rutheniumoxide bottom electrode 13 a is crystallized to form the single crystal rutheniumoxide bottom electrode 13 a. However, the smooth interface has already been defined between the amorphous rutheniumoxide bottom electrode 13 a and the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14, for which reason the interface between the single crystal rutheniumoxide bottom electrode 13 a and the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14 remains smooth. Namely, the high flatness of the surface of the single crystal rutheniumoxide bottom electrode 13 a can be obtained. - 100. Further, as also described above, the (Ba0.5Sr0.5)TiO3 second
thin dielectric film 15 is formed by the higher temperature than when the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14 is formed, then the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15 has a higher dielectric constant than the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14. Furthermore, the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15 is much thicker than the (Ba0.5Sr0.5)TiO3 firstthin dielectric film 14, for which reason the dielectric constant of the capacitor largely depends upon the higher dielectric constant of the (Ba0.5Sr0.5)TiO3 secondthin dielectric film 15. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 101. FIFTH TO SEVENTH EMBODIMENTAS:
- 102. A fifth embodiment according to the present invention will be described in detail with reference to FIG. 10 which is a fragmentary cross sectional elevation view illustrative of a fifth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A TiSi2 first
diffusion barrier layer 10 is provided on aSi substrate 9. A TiN seconddiffusion barrier layer 11 is provided on the TiSi2 firstdiffusion barrier layer 10. An Ru thirddiffusion barrier layer 12 a is provided on the TiN seconddiffusion barrier layer 11. TheSi substrate 9 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an amorphous ruthenium oxide thin film is deposited on the Ru thirddiffusion barrier layer 12 by a reactive sputtering method using an Ar-75% O2 mixture gas to form an amorphous strontium ruthenium oxide SrRuO3 layer on the Ru thirddiffusion barrier layer 12. A Pb(Zr0.48Ti0.52)O3 thin film having a thickness of 200 nanometers is deposited on the amorphous strontium ruthenium oxide SrRuO3 layer by an RF-sputtering method at a temperature of 300° C., before the whereby a smooth interface with a small roughness is formed between the Pb(Zr0.48Ti0.52)O3 thin film is subjected to a rapid thermal annealing in an oxygen atmosphere at a temperature of 600° C. for 30 seconds to cause a crystallization of the amorphous strontium ruthenium oxide SrRuO3 layer thereby to form a strontium ruthenium oxide SrRuO3 bottom electrode 17-1 and also to form a Pb(Zr0.48Ti0.52)O3 thindielectric film 18 on the strontium ruthenium oxide SrRuO3 bottom electrode 17-1. AnRu top electrode 16 is provided on the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. During the deposition process of the Pb(Zr0.48Ti0.52)O3 thin film at the temperature of 300° C., no crystallization is caused to the amorphous strontium ruthenium oxide SrRuO3 layer, for which reason the smooth surface of the amorphous strontium ruthenium oxide SrRuO3 layer remains unchanged, whereby the smooth interface can be obtained between the amorphous strontium ruthenium oxide SrRuO3 bottom electrode 17-1 and the amorphous Pb(Zr0.48Ti0.52)O3 thin film. During the subsequent rapid thermal annealing at the temperature of 600° C. for forming the Pb(Zr0.48Ti0.52)O3 thindielectric film 18, the amorphous strontium ruthenium oxide SrRuO3 layer is crystallized to form the strontium ruthenium oxide SrRuO3 bottom electrode 17-1. Notwithstanding, the smooth interface between the amorphous strontium ruthenium oxide SrRuO3 layer and the Pb(Zr0.48Ti0.52)O3 thin film has already been defined, for which reason the smooth interface can be obtained between the strontium ruthenium oxide SrRuO3 bottom electrode 17-1 and the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. Further, the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 has a high dielectric constant. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 103. A sixth embodiment according to the present invention will be described in detail with reference to FIG. 11 which is a fragmentary cross sectional elevation view illustrative of a sixth novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A TiSi2 first
diffusion barrier layer 10 is provided on aSi substrate 9. A TiN seconddiffusion barrier layer 11 is provided on the TiSi2 firstdiffusion barrier layer 10. An Ru thirddiffusion barrier layer 12 a is provided on the TiN seconddiffusion barrier layer 11. TheSi substrate 9 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an amorphous ruthenium oxide thin film is deposited on the Ru thirddiffusion barrier layer 12 by a reactive sputtering method using an Ar-75% O2 mixture gas to form an amorphous strontium ruthenium oxide SrRuO3 layer including 5 at % of Mg on the Ru thirddiffusion barrier layer 12. A Pb(Zr0.48Ti0.52)O3 thin film having a thickness of 200 nanometers is deposited on the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer by an RF-sputtering method at a temperature of 300° C., before the whereby a smooth interface with a small roughness is formed between the Pb(Zr0.48Ti0.52)O3 thin film is subjected to a rapid thermal annealing in an oxygen atmosphere at a temperature of 600° C. for 30 seconds to cause a crystallization of the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer thereby to form a 5 at % Mg-containing strontium ruthenium oxide SrRuO3 bottom electrode 17-2 and also to form a Pb(Zr0.48Ti0.52)O3 thindielectric film 18 on the 5 at % Mg-containing strontium ruthenium oxide SrRuO3 bottom electrode 17-2. AnRu top electrode 16 is provided on the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. During the deposition process of the Pb(Zr0.48Ti0.52)O3 thin film at the temperature of 300° C., no crystallization is caused to the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer, for which reason the smooth surface of the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer remains unchanged, whereby the smooth interface can be obtained between the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 bottom electrode 17-2 and the amorphous Pb(Zr0.48Ti0.52)O3 thin film. During the subsequent rapid thermal annealing at the temperature of 600° C. for forming the Pb(Zr0.48Ti0.52)O3 thindielectric film 18, the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer is crystallized to form the 5 at % Mg-containing strontium ruthenium oxide SrRuO3 bottom electrode 17-2. Notwithstanding, the smooth interface between the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer and the Pb(Zr0.48Ti0.52)O3 thin film has already been defined, for which reason the smooth interface can be obtained between the 5 at % Mg-containing strontium ruthenium oxide SrRuO3 bottom electrode 17-2 and the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. Further, the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 has a high dielectric constant. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 104. A seventh embodiment according to the present invention will be described in detail with reference to FIG. 12 which is a fragmentary cross sectional elevation view illustrative of a seventh novel thin film capacitor having an improved bottom electrode formed over a semiconductor substrate for a semiconductor integrated circuit. A TiSi2 first
diffusion barrier layer 10 is provided on aSi substrate 9. A TiN seconddiffusion barrier layer 11 is provided on the TiSi2 firstdiffusion barrier layer 10. An Ru thirddiffusion barrier layer 12 a is provided on the TiN seconddiffusion barrier layer 11. TheSi substrate 9 is cooled at a temperature of −100° C. indirectly with a liquid nitrogen before an amorphous ruthenium oxide thin film is deposited on the Ru thirddiffusion barrier layer 12 by a reactive sputtering method using an Ar-75% O2 mixture gas to form an amorphous Sr(Ru, Ir)O3 layer on the Ru thirddiffusion barrier layer 12. A Pb(Zr0.48Ti0.52)O3 thin film having a thickness of 200 nanometers is deposited on the amorphous Sr(Ru, Ir)O3 layer by an RF-sputtering method at a temperature of 300° C., before the whereby a smooth interface with a small roughness is formed between the Pb(Zr0.48Ti0.52)O3 thin film is subjected to a rapid thermal annealing in an oxygen atmosphere at a temperature of 600° C. for 30 seconds to cause a crystallization of the amorphous Sr(Ru, Ir)O3 layer thereby to form an Sr(Ru, Ir)O3 bottom electrode 17-3 and also to form a Pb(Zr0.48Ti0.52)O3 thindielectric film 18 on the Sr(Ru, Ir)O3 bottom electrode 17-3. AnRu top electrode 16 is provided on the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. During the deposition process of the Pb(Zr0.48Ti0.52)O3 thin film at the temperature of 300° C., no crystallization is caused to the Sr(Ru, Ir)O3 layer, for which reason the smooth surface of the Sr(Ru, Ir)O3 layer remains unchanged, whereby the smooth interface can be obtained between the Sr(Ru, Ir)O3 bottom electrode 17-3 and the amorphous Pb(Zr0.48Ti0.52)O3 thin film. During the subsequent rapid thermal annealing at the temperature of 600° C. for forming the Pb(Zr0.48Ti0.52)O3 thindielectric film 18, the amorphous strontium Sr(Ru, Ir)O3 layer is crystallized to form the Sr(Ru, Ir)O3 bottom electrode 17-3. Notwithstanding, the smooth interface between the amorphous Sr(Ru, Ir)O3 layer and the Pb(Zr0.48Ti0.52)O3 thin film has already been defined, for which reason the smooth interface can be obtained between the Sr(Ru, Ir)O3 bottom electrode 17-3 and the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. Further, the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 has a high dielectric constant. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 105.FIG. 13 is a diagram illustrative of leakage of currents and surface roughness for each of the conventional thin film capacitor, the fifth novel thin film capacitor having the SrRuO3 bottom electrode in the fifth embodiment, the sixth novel thin film capacitor having the 5 at % Mg-containing SrRuO3 bottom electrode in the sixth embodiment, and the seventh novel thin film capacitor having the Sr(Ru, Ir)O3 bottom electrode in the seventh embodiment, wherein represents the leakage of currents, whilst Δ represents the surface roughness. The conventional thin film capacitor has a surface roughness of about 1.2 nanometers and a leakage of current of about 1.3×10−4 A/cm2.
- 106. The fifth novel thin film capacitor having the SrRuO3 bottom electrode in the fifth embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 1.0×10−8 A/cm2. The bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced. During the deposition process of the Pb(Zr0.48Ti0.52)O3 thin film at the temperature of 300° C., no crystallization is caused to the amorphous strontium ruthenium oxide SrRuO3 layer, for which reason the smooth surface of the amorphous strontium ruthenium oxide SrRuO3 layer remains unchanged, whereby the smooth interface can be obtained between the amorphous strontium ruthenium oxide SrRuO3 bottom electrode 17-1 and the amorphous Pb(Zr0.48Ti0.52)O3 thin film. During the subsequent rapid thermal annealing at the temperature of 600° C. for forming the Pb(Zr0.48Ti0.52)O3 thin
dielectric film 18, the amorphous strontium ruthenium oxide SrRuO3 layer is crystallized to form the strontium ruthenium oxide SrRuO3 bottom electrode 17-1. Notwithstanding, the smooth interface between the amorphous strontium ruthenium oxide SrRuO3 layer and the Pb(Zr0.48Ti0.52)O3 thin film has already been defined, for which reason the smooth interface can be obtained between the strontium ruthenium oxide SrRuO3 bottom electrode 17-1 and the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. Further, the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 has a high dielectric constant. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 107. The sixth novel thin film capacitor having the 5 at % Mg-containing SrRuO3 bottom electrode in the sixth embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 9.0×10−9 A/cm2. The bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced. During the deposition process of the Pb(Zr0.48Ti0.52)O3 thin film at the temperature of 300° C., no crystallization is caused to the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer, for which reason the smooth surface of the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer remains unchanged, whereby the smooth interface can be obtained between the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 bottom electrode 17-2 and the amorphous Pb(Zr0.48Ti0.52)O3 thin film. During the subsequent rapid thermal annealing at the temperature of 600° C. for forming the Pb(Zr0.48Ti0.52)O3 thin
dielectric film 18, the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer is crystallized to form the 5 at % Mg-containing strontium ruthenium oxide SrRuO3 bottom electrode 17-2. Notwithstanding, the smooth interface between the 5 at % Mg-containing amorphous strontium ruthenium oxide SrRuO3 layer and the Pb(Zr0.48Ti0.52)O3 thin film has already been defined, for which reason the smooth interface can be obtained between the 5 at % Mg-containing strontium ruthenium oxide SrRuO3 bottom electrode 17-2 and the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. Further, the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 has a high dielectric constant. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 108. The seventh novel thin film capacitor having the Sr(Ru, Ir)O3 bottom electrode in the seventh embodiment has a surface roughness of about 0.8 nanometers and a leakage of current of about 9.5×10−9 A/cm2. The bottom electrode has a relatively smooth surface with a reduced roughness, whereby the leakage of current is reduced. During the deposition process of the Pb(Zr0.48Ti0.52)O3 thin film at the temperature of 300° C., no crystallization is caused to the Sr(Ru, Ir)O3 layer, for which reason the smooth surface of the Sr(Ru, Ir)O3 layer remains unchanged, whereby the smooth interface can be obtained between the Sr(Ru, Ir)O3 bottom electrode 17-3 and the amorphous Pb(Zr0.48Ti0.52)O3 thin film. During the subsequent rapid thermal annealing at the temperature of 600° C. for forming the Pb(Zr0.48Ti0.52)O3 thin
dielectric film 18, the amorphous strontium Sr(Ru, Ir)O3 layer is crystallized to form the Sr(Ru, Ir)O3 bottom electrode 17-3. Notwithstanding, the smooth interface between the amorphous Sr(Ru, Ir)O3 layer and the Pb(Zr0.48Ti0.52)O3 thin film has already been defined, for which reason the smooth interface can be obtained between the Sr(Ru, Ir)O3 bottom electrode 17-3 and the Pb(Zr0.48Ti0.52)O3 thindielectric film 18. Further, the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 is formed by the high temperature annealing, for which reason the Pb(Zr0.48Ti0.52)O3 thindielectric film 18 has a high dielectric constant. Thus, the above structure makes it possible to obtain both the required smooth interface between the bottom electrode and the dielectric film of the capacitor and the required high dielectric constant of the capacitor. - 109. EIGHTH EMBODIMENT:
- 110. An eighth embodiment according to the present invention will be described in detail with reference to FIG. 14 which is a fragmentary cross sectional elevation view illustrative of an eighth novel thin film capacitor having an improved bottom electrode formed over an interlayer insulator for a semiconductor integrated circuit. An SiO2 interlayer insulator 19 having a thickness of 600 nanometers has a contact hole, within which a contact plug is provided, wherein the contact plug comprises laminations of a phosphorus-doped
polysilicon film 20, atitanium silicide layer 10 and atitanium nitride layer 11. AnRu film 12 having a thickness of 50 nanometers is deposited on a selected region of the SiO2 interlayer insulator 19 by a sputtering method at a substrate temperature of 200° C., so that theRu film 12 extends over thetitanium nitride layer 11 and the SiO2 interlayer insulator 19 in the vicinity of the contact hole. An RuO2 bottom electrode 21 as a storage electrode is selectively provided on theRu film 12 by a sputtering method at a substrate temperature of 250° C. with an Ar-irradiation, wherein the RuO2 bottom electrode 21 has a thickness of 200 nanometers. The RuO2 bottom electrode 21 may be patterned as follows. After an RuO2 layer has been deposited, a spin-on-glass etching mask is formed on the RuO2 layer by use of a photo-lithography technique. An electron cyclotron resonance plasma etching is carried out using a mixture gas of Cl2 and O2 to pattern the RuO2 layer thereby forming the RuO2 bottom electrode 21. An electron cyclotron resonance metal organic chemical vapor deposition method is carried out using Ba(DPM)2, Sr(DPM)2, Ti(i-OC3H7) and oxygen gas as source gases at a substrate temperature of 500° C. to entirely deposit a (Ba0.5Sr0.5)TiO3thin dielectric film 22 having a thickness of 30 nanometers on the top and side walls of the RuO2 bottom electrode 21 and on the SiO2 interlayer insulator 19 outside the RuO2 bottom electrode 21. AnRu plate electrode 23 serving as a top electrode and having a thickness of 500 nanometers deposited on the(Ba0.5Sr0.5)TiO3thin dielectric film 22 by a sputtering method. The bottom electrode is deposited with an ion-irradiation such as phosphorus ion irradiation. The ion-irradiation onto the crystal growing surface etches the crystal growing surface but at a lower etching rate than the crystal growth rate. Normally, a crystalline conductive oxide is deposited by growing top-tapered and pillar-shaped crystal structures. This increases a surface roughness of the conductive oxide bottom electrode. Further, the growth of the crystalline conductive oxide on the polycrystalline layer emphasizes the surface roughness. However, in accordance with the above novel method, the ion-irradiation onto the crystal growing surface is carried out to etch the tapered tops of the pillar-shaped crystal structures, whereby the surface roughness of the crystal growing surface is made smooth. This allows the conductive oxide bottom electrode may have a smooth surface. Further, the conductive oxide bottom electrode has already comprised a crystal before the deposition process of the dielectric film at the high substrate temperature, for which reason no change in shape of the surface of the conductive oxide bottom electrode is caused during the high temperature deposition process for the dielectric film. - 111.FIG. 15 is a diagram illustrative of breakdown voltages and surface roughness for each of the conventional thin film capacitor and the eighth novel thin film capacitor having the crystalline ruthenium oxide bottom electrode in the eighth embodiment wherein represents the breakdown voltage, whilst Δ represents the surface roughness. The conventional thin film capacitor has a surface roughness of about 1.2 nanometers and a breakdown voltage of about 10V.
- 112. The eighth novel thin film capacitor having the crystalline ruthenium oxide bottom electrode in the eighth embodiment has a surface roughness of about 0.7 nanometers and a breakdown voltage of about 30V. The reduction in surface roughness of the bottom electrode causes an improvement in the breakdown voltage thereof.
- 113. The bottom electrode may comprise an oxide represented by a chemical formula ABO3, where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, La, Li and K; B is at least an element selected from the group consisting of Zr, Ti, Ta, Nb, Mg, Mn, Fe, Zn and W. Alternatively, the bottom electrode may comprise an oxide represented by a chemical formula (Bi2O2)Am−1BmO3m+1 (m=1, 2, 3, 4, 5), where A is at least an element selected from the group consisting of Ba, Sr, Pb, Ca, K and B is at least an element selected from the group consisting of Ti, Ta, Nb and W.
- 114. Whereas modifications of the present invention will be apparent to a person having ordinary skill in the art, to which the invention pertains, it is to be understood that embodiments as shown and described by way of illustrations are by no means intended to be considered in a limiting sense. Accordingly, it is to be intended to cover by claims all modifications which fall within the spirit and scope of the present invention.
Claims (37)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/741,422 US6335551B2 (en) | 1997-11-04 | 2000-12-21 | Thin film capacitor having an improved bottom electrode and method of forming the same |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP30170197A JP3169866B2 (en) | 1997-11-04 | 1997-11-04 | Thin film capacitor and method of manufacturing the same |
| JP9-301701 | 1997-11-04 | ||
| JP09-301701 | 1997-11-04 | ||
| US09/185,586 US6218233B1 (en) | 1997-11-04 | 1998-11-04 | Thin film capacitor having an improved bottom electrode and method of forming the same |
| US09/741,422 US6335551B2 (en) | 1997-11-04 | 2000-12-21 | Thin film capacitor having an improved bottom electrode and method of forming the same |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/185,586 Division US6218233B1 (en) | 1997-11-04 | 1998-11-04 | Thin film capacitor having an improved bottom electrode and method of forming the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20010000923A1 true US20010000923A1 (en) | 2001-05-10 |
| US6335551B2 US6335551B2 (en) | 2002-01-01 |
Family
ID=17900123
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/185,586 Expired - Lifetime US6218233B1 (en) | 1997-11-04 | 1998-11-04 | Thin film capacitor having an improved bottom electrode and method of forming the same |
| US09/741,422 Expired - Lifetime US6335551B2 (en) | 1997-11-04 | 2000-12-21 | Thin film capacitor having an improved bottom electrode and method of forming the same |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/185,586 Expired - Lifetime US6218233B1 (en) | 1997-11-04 | 1998-11-04 | Thin film capacitor having an improved bottom electrode and method of forming the same |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6218233B1 (en) |
| JP (1) | JP3169866B2 (en) |
| KR (2) | KR100359756B1 (en) |
| TW (1) | TW425691B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6583021B2 (en) * | 2001-06-30 | 2003-06-24 | Hynix Semiconductor Inc. | Method of fabricating capacitor having hafnium oxide |
| US6699768B2 (en) * | 2001-12-10 | 2004-03-02 | Hynix Semiconductor Inc. | Method for forming capacitor of semiconductor device |
| US20040129968A1 (en) * | 2001-11-21 | 2004-07-08 | Hynix Semiconductor Inc. | Semiconductor device |
| US20060157763A1 (en) * | 2005-01-03 | 2006-07-20 | Joo Heung-Jin | FeRAM device and method for manufacturing the same |
| US20070241320A1 (en) * | 2006-04-14 | 2007-10-18 | Tomio Iwasaki | Thin Film Electron Source |
| TWI858350B (en) * | 2021-11-24 | 2024-10-11 | 南韓商三星電子股份有限公司 | Semiconductor device |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3249496B2 (en) * | 1998-11-10 | 2002-01-21 | 株式会社東芝 | Semiconductor device and method of manufacturing semiconductor device |
| DE19902769A1 (en) * | 1999-01-25 | 2000-07-27 | Philips Corp Intellectual Pty | Ceramic, passive component |
| US6492241B1 (en) | 2000-04-10 | 2002-12-10 | Micron Technology, Inc. | Integrated capacitors fabricated with conductive metal oxides |
| US7253076B1 (en) | 2000-06-08 | 2007-08-07 | Micron Technologies, Inc. | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers |
| TW475207B (en) * | 2000-07-24 | 2002-02-01 | United Microelectronics Corp | Method to improve hump phenomenon on surface of doped polysilicon layer |
| WO2003021656A2 (en) * | 2001-08-31 | 2003-03-13 | Infineon Technologies Ag | Improved material for use with ferroelectrics |
| JP3986859B2 (en) * | 2002-03-25 | 2007-10-03 | 富士通株式会社 | Thin film capacitor and manufacturing method thereof |
| JP4132936B2 (en) * | 2002-04-16 | 2008-08-13 | 富士通株式会社 | Manufacturing method of semiconductor device |
| US6713799B2 (en) * | 2002-04-26 | 2004-03-30 | Matsushita Electric Industrial Co., Ltd. | Electrodes for ferroelectric components |
| KR100475077B1 (en) * | 2002-05-31 | 2005-03-10 | 삼성전자주식회사 | Method for manufacturing dielectric film in capacitor |
| US6855594B1 (en) * | 2003-08-06 | 2005-02-15 | Micron Technology, Inc. | Methods of forming capacitors |
| JP2005123361A (en) * | 2003-10-16 | 2005-05-12 | Sony Corp | Resistance variable nonvolatile memory, manufacturing method thereof, and resistance variable layer forming method |
| JP3997979B2 (en) * | 2003-10-24 | 2007-10-24 | セイコーエプソン株式会社 | Electro-optical device substrate manufacturing method and electro-optical device substrate, electro-optical device and electronic device, semiconductor device substrate manufacturing method, and semiconductor device substrate |
| US20050110114A1 (en) * | 2003-11-25 | 2005-05-26 | Texas Instruments, Incorporated | Capacitor formed on a recrystallized polysilicon layer and a method of manufacture therefor |
| JP5049491B2 (en) * | 2005-12-22 | 2012-10-17 | パナソニック株式会社 | ELECTRIC ELEMENT, MEMORY DEVICE, AND SEMICONDUCTOR INTEGRATED CIRCUIT |
| JP4977400B2 (en) * | 2006-05-09 | 2012-07-18 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
| US7658111B2 (en) | 2006-11-16 | 2010-02-09 | Endevco Corporation | Sensors with high temperature piezoelectric ceramics |
| US7939442B2 (en) * | 2009-04-10 | 2011-05-10 | Micron Technology, Inc. | Strontium ruthenium oxide interface |
| US20130100574A1 (en) * | 2010-06-28 | 2013-04-25 | Comet Ag | Vacuum variable capacitor |
| TWI451905B (en) * | 2013-01-25 | 2014-09-11 | Univ Nat Chiao Tung | Ethanol recombiner catalyst composition and preparation method of ethanol recombiner catalyst |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3611063A (en) * | 1969-05-16 | 1971-10-05 | Energy Conversion Devices Inc | Amorphous electrode or electrode surface |
| JPS605131A (en) | 1983-06-23 | 1985-01-11 | 富士通株式会社 | Ultrasonic probe |
| JPH0246756A (en) * | 1988-08-08 | 1990-02-16 | Mitsubishi Electric Corp | Manufacture of semiconductor capacitor |
| US5055445A (en) * | 1989-09-25 | 1991-10-08 | Litton Systems, Inc. | Method of forming oxidic high Tc superconducting materials on substantially lattice matched monocrystalline substrates utilizing liquid phase epitaxy |
| US5624707A (en) * | 1991-12-13 | 1997-04-29 | Symetrix Corporation | Method of forming ABO3 films with excess B-site modifiers |
| US5185689A (en) * | 1992-04-29 | 1993-02-09 | Motorola Inc. | Capacitor having a ruthenate electrode and method of formation |
| JPH05343345A (en) | 1992-06-11 | 1993-12-24 | Seiko Epson Corp | Ferroelectric element manufacturing method |
| JP3407204B2 (en) * | 1992-07-23 | 2003-05-19 | オリンパス光学工業株式会社 | Ferroelectric integrated circuit and method of manufacturing the same |
| US5519235A (en) | 1994-11-18 | 1996-05-21 | Bell Communications Research, Inc. | Polycrystalline ferroelectric capacitor heterostructure employing hybrid electrodes |
| JPH09139480A (en) * | 1995-01-27 | 1997-05-27 | Toshiba Corp | Thin film capacitor and semiconductor memory device using the same |
| US6151240A (en) * | 1995-06-01 | 2000-11-21 | Sony Corporation | Ferroelectric nonvolatile memory and oxide multi-layered structure |
| JPH09102591A (en) * | 1995-07-28 | 1997-04-15 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
| KR0180784B1 (en) * | 1995-12-15 | 1999-03-20 | 김주용 | Method for forming semiconductor capacitor |
| JP2924753B2 (en) * | 1996-01-12 | 1999-07-26 | 日本電気株式会社 | Method for manufacturing thin film capacitor |
| JPH09246490A (en) * | 1996-03-11 | 1997-09-19 | Toshiba Corp | Semiconductor device and manufacturing method thereof |
| JP3435966B2 (en) * | 1996-03-13 | 2003-08-11 | 株式会社日立製作所 | Ferroelectric element and method of manufacturing the same |
| JP3504058B2 (en) * | 1996-03-19 | 2004-03-08 | 株式会社東芝 | Thin film capacitor and semiconductor storage device |
| US6201276B1 (en) * | 1998-07-14 | 2001-03-13 | Micron Technology, Inc. | Method of fabricating semiconductor devices utilizing in situ passivation of dielectric thin films |
| US6128178A (en) * | 1998-07-20 | 2000-10-03 | International Business Machines Corporation | Very thin film capacitor for dynamic random access memory (DRAM) |
| US6197719B1 (en) * | 1999-02-12 | 2001-03-06 | Council Of Scientific And Industrial Research | Process for the activation of perovskite type oxide |
-
1997
- 1997-11-04 JP JP30170197A patent/JP3169866B2/en not_active Expired - Fee Related
-
1998
- 1998-11-04 KR KR10-1998-0047154A patent/KR100359756B1/en not_active Expired - Fee Related
- 1998-11-04 TW TW087117469A patent/TW425691B/en not_active IP Right Cessation
- 1998-11-04 US US09/185,586 patent/US6218233B1/en not_active Expired - Lifetime
-
2000
- 2000-12-21 US US09/741,422 patent/US6335551B2/en not_active Expired - Lifetime
-
2001
- 2001-07-28 KR KR1020010045728A patent/KR100355585B1/en not_active Expired - Fee Related
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6583021B2 (en) * | 2001-06-30 | 2003-06-24 | Hynix Semiconductor Inc. | Method of fabricating capacitor having hafnium oxide |
| US20040129968A1 (en) * | 2001-11-21 | 2004-07-08 | Hynix Semiconductor Inc. | Semiconductor device |
| US7105883B2 (en) * | 2001-11-21 | 2006-09-12 | Hynix Semiconductor Inc. | Semiconductor device |
| US6699768B2 (en) * | 2001-12-10 | 2004-03-02 | Hynix Semiconductor Inc. | Method for forming capacitor of semiconductor device |
| US20060157763A1 (en) * | 2005-01-03 | 2006-07-20 | Joo Heung-Jin | FeRAM device and method for manufacturing the same |
| US7294876B2 (en) * | 2005-01-03 | 2007-11-13 | Samsung Electronics Co., Ltd. | FeRAM device and method for manufacturing the same |
| US20070241320A1 (en) * | 2006-04-14 | 2007-10-18 | Tomio Iwasaki | Thin Film Electron Source |
| US7825436B2 (en) * | 2006-04-14 | 2010-11-02 | Hitachi, Ltd. | Thin film electron source |
| TWI858350B (en) * | 2021-11-24 | 2024-10-11 | 南韓商三星電子股份有限公司 | Semiconductor device |
| US12328865B2 (en) | 2021-11-24 | 2025-06-10 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100355585B1 (en) | 2002-10-14 |
| KR20010087431A (en) | 2001-09-15 |
| KR100359756B1 (en) | 2003-03-28 |
| JPH11145391A (en) | 1999-05-28 |
| US6218233B1 (en) | 2001-04-17 |
| TW425691B (en) | 2001-03-11 |
| US6335551B2 (en) | 2002-01-01 |
| JP3169866B2 (en) | 2001-05-28 |
| KR19990045002A (en) | 1999-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6335551B2 (en) | Thin film capacitor having an improved bottom electrode and method of forming the same | |
| US6184044B1 (en) | Thin film capacitor including perovskite-type oxide layers having columnar structure and granular structure | |
| US6144060A (en) | Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature | |
| US5573979A (en) | Sloped storage node for a 3-D dram cell structure | |
| US20040048455A1 (en) | Method of making layered superlattice material with improved microstructure | |
| US6326258B1 (en) | Method of manufacturing semiconductor device having thin film capacitor | |
| US20010032992A1 (en) | Microelectronic structure, method for fabricating it and its use in a memory cell | |
| US6117689A (en) | Stable high-dielectric-constant material electrode and method | |
| KR100235949B1 (en) | Capacitor Manufacturing Method of Semiconductor Device | |
| US6828190B2 (en) | Method for manufacturing capacitor of semiconductor device having dielectric layer of high dielectric constant | |
| US6403441B1 (en) | Method for fabricating storage capacitor using high dielectric constant material | |
| US6146963A (en) | Methods for forming ferroelectric capacitors having a bottom electrode with decreased leakage current | |
| JP4230243B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP2001237402A (en) | Structured metal oxide-containing layer and method for producing semiconductor structural element | |
| US6180482B1 (en) | Method for manufacturing high dielectric capacitor | |
| JP2002334875A (en) | Vapor growth method for metal oxide dielectric film | |
| JP2008135642A (en) | Ferroelectric capacitor | |
| JP3830652B2 (en) | Semiconductor device and manufacturing method thereof | |
| US6306666B1 (en) | Method for fabricating ferroelectric memory device | |
| US20030096474A1 (en) | Capacitor of semiconductor device and fabrication method thereof | |
| KR100498608B1 (en) | Method for forming ferroelectric capacitor | |
| US7198959B2 (en) | Process for fabrication of a ferrocapacitor | |
| US20070158715A1 (en) | Ferroelectric capacitor and method for fabricating the same | |
| JPH11121696A (en) | Method for manufacturing dielectric capacitor and method for manufacturing semiconductor memory device | |
| KR100358147B1 (en) | Method for forming ferroelectric capacitor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| FPAY | Fee payment |
Year of fee payment: 12 |
|
| AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:030784/0197 Effective date: 20130621 |
|
| AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |