TWI903871B - Semiconductor device measurement method and system thereof - Google Patents
Semiconductor device measurement method and system thereofInfo
- Publication number
- TWI903871B TWI903871B TW113144186A TW113144186A TWI903871B TW I903871 B TWI903871 B TW I903871B TW 113144186 A TW113144186 A TW 113144186A TW 113144186 A TW113144186 A TW 113144186A TW I903871 B TWI903871 B TW I903871B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- height
- metal layer
- substrate
- measuring
- Prior art date
Links
Abstract
Description
本發明關於一種半導體裝置量測方法及其系統,特別是關於一種測量晶片結構尺寸後再填充適量底膠的半導體裝置量測方法及其系統。This invention relates to a semiconductor device measurement method and system, and more particularly to a semiconductor device measurement method and system that measures the chip structure dimensions and then fills in an appropriate amount of primer.
在覆晶製程(flip chip process)中,通過多個焊球將一晶片固接在一基板上,此時,基板與晶片之間相隔一垂直間隔距離。另會於晶片與基板之間填充一底膠劑(underfill),以增加晶片與基板之間的結合力並作為晶片與基板之間的熱膨脹緩衝材。In the flip chip process, a chip is bonded to a substrate using multiple solder balls, with a vertical gap between the substrate and the chip. An underfill is then applied between the chip and the substrate to increase the adhesion between them and to act as a buffer against thermal expansion.
當底膠劑過量時,底膠劑會溢出甚至覆蓋於晶片的頂面。當底膠劑過少時,無法達到提升晶片與基板之間結合力的效果。因此,為了填充適量的底膠劑,需要計算底膠劑的填充量。When there is too much primer, it will overflow or even cover the top surface of the chip. When there is too little primer, it will not be able to improve the adhesion between the chip and the substrate. Therefore, in order to fill with the appropriate amount of primer, it is necessary to calculate the amount of primer to fill.
然而,習知技術在晶片厚度上容易產生誤差。出產後的晶片雖皆在一定的厚度範圍內,但仍有誤差。因為晶片本身的厚度受到研磨製程的影響,其厚度無法精確地確定,因而導致晶片至基板之間的錫球高度(SOH, Standoff-Hight)亦無法精確確定。在晶片結構越趨精細的情況下,微米等級的誤差也對底膠劑的填充量造成顯著的影響。However, conventional techniques are prone to errors in wafer thickness. Although manufactured wafers are all within a certain thickness range, errors still exist. This is because the wafer's thickness is affected by the polishing process, making it impossible to determine precisely. Consequently, the standoff height (SOH) between the wafer and the substrate also cannot be accurately determined. As wafer structures become increasingly finer, even micron-level errors significantly impact the amount of adhesive filler required.
因此,如何通過測量步驟的改良,來精確控制底膠劑的填充量的精確性,來克服底膠劑不足或過量時的缺陷,已成為該項事業所欲解決的重要課題之一。Therefore, how to improve the measurement process to accurately control the amount of primer filling and overcome the defects caused by insufficient or excessive primer has become one of the important issues that this industry wants to solve.
本發明所要解決的技術問題在於,針對現有技術的不足提供一種半導體裝置量測方法及其系統。The technical problem to be solved by this invention is to provide a semiconductor device measurement method and system to address the shortcomings of existing technologies.
為了解決上述的技術問題,本發明所採用的其中一技術方案是提供一種半導體裝置量測方法,其用於量測一半導體裝置與一基板間的一間距高度,其中該半導體裝置具有一金屬層與連接該金屬層的多個輸出端,且該輸出端連接至該基板,半導體裝置量測方法包括:量測該半導體裝置的頂面至該基板之間的一第一高度;基於紅外光量測該半導體裝置內的半導體層厚度,以獲得該半導體裝置的頂面至該金屬層的頂面之間的一第二高度;以及根據該第一高度、該第二高度,以及該金屬層的厚度,獲得該間距高度,其中該間距高度為該金屬層的底面至該基板之間的間距。To solve the above-mentioned technical problems, one of the technical solutions adopted by the present invention is to provide a semiconductor device measurement method for measuring a distance height between a semiconductor device and a substrate, wherein the semiconductor device has a metal layer and a plurality of output terminals connected to the metal layer, and the output terminals are connected to the substrate. The semiconductor device measurement method includes: measuring a first height between the top surface of the semiconductor device and the substrate; measuring the thickness of the semiconductor layer in the semiconductor device based on infrared light to obtain a second height between the top surface of the semiconductor device and the top surface of the metal layer; and obtaining the distance height based on the first height, the second height, and the thickness of the metal layer, wherein the distance height is the distance between the bottom surface of the metal layer and the substrate.
為了解決上述的技術問題,本發明所採用的另外一技術方案是提供一種半導體裝置量測系統,其用於量測一半導體裝置與一基板間的一間距高度,其中該半導體裝置具有一金屬層與連接該金屬層的多個輸出端,且該輸出端連接至該基板。半導體裝置量測系統包括一載台、一測量裝置以及一分析裝置。載台用於承載該基板與該半導體裝置。測量裝置經配置以量測該半導體裝置的頂面至該基板之間的一第一高度,並基於紅外光量測該半導體裝置內的半導體層厚度,以獲得該半導體裝置的頂面至該金屬層的頂面之間的一第二高度。分析裝置經配置以根據該第一高度、該第二高度,以及該金屬層的厚度,獲得該間距高度,其中該間距高度為該金屬層的底面至該基板之間的間距。To solve the aforementioned technical problems, another technical solution adopted by the present invention is to provide a semiconductor device measurement system for measuring a distance height between a semiconductor device and a substrate, wherein the semiconductor device has a metal layer and a plurality of output terminals connected to the metal layer, and the output terminals are connected to the substrate. The semiconductor device measurement system includes a stage, a measuring device, and an analyzing device. The stage is used to support the substrate and the semiconductor device. The measuring device is configured to measure a first height between the top surface of the semiconductor device and the substrate, and to measure the thickness of the semiconductor layer within the semiconductor device based on infrared light, so as to obtain a second height between the top surface of the semiconductor device and the top surface of the metal layer. The analysis device is configured to obtain the spacing height based on the first height, the second height, and the thickness of the metal layer, wherein the spacing height is the distance between the bottom surface of the metal layer and the substrate.
本發明的其中一有益效果在於,本發明所提供之半導體裝置量測方法及其系統,其能通過「取得基板與金屬層之間的間距高度」以及「根據間距高度以及多個輸出端的數量計算出預估填膠量」的技術方案,以克服以往因晶片結構的個體差異,導致底膠劑填充過量或填充不足的問題。One of the advantages of this invention is that the semiconductor device measurement method and system provided by this invention can overcome the problem of excessive or insufficient filling of primer caused by individual differences in chip structure in the past by "obtaining the spacing height between the substrate and the metal layer" and "calculating the estimated amount of filler based on the spacing height and the number of multiple output terminals".
為使能更進一步瞭解本發明的特徵及技術內容,請參閱以下有關本發明的詳細說明與圖式,然而所提供的圖式僅用於提供參考與說明,並非用來對本發明加以限制。To further understand the features and technical content of this invention, please refer to the following detailed description and drawings of this invention. However, the drawings provided are for reference and illustration only and are not intended to limit this invention.
以下是通過特定的具體實施例來說明本發明所公開有關「半導體裝置量測方法及其系統」的實施方式,本領域技術人員可由本說明書所公開的內容瞭解本發明的優點與效果。本發明可通過其他不同的具體實施例加以施行或應用,本說明書中的各項細節也可基於不同觀點與應用,在不悖離本發明的構思下進行各種修改與變更。另外,本發明的附圖僅為簡單示意說明,並非依實際尺寸的描繪,事先聲明。以下的實施方式將進一步詳細說明本發明的相關技術內容,但所公開的內容並非用以限制本發明的保護範圍。另外,本文中所使用的術語「或」,應視實際情況可能包括相關聯的列出項目中的任一個或者多個的組合。The following specific embodiments illustrate the implementation of the "Measuring Method and System for Semiconductor Devices" disclosed in this invention. Those skilled in the art can understand the advantages and effects of this invention from the content disclosed in this specification. This invention can be implemented or applied through other different specific embodiments, and various details in this specification can also be modified and changed based on different viewpoints and applications without departing from the concept of this invention. Furthermore, the accompanying drawings of this invention are for simple illustrative purposes only and are not depictions based on actual dimensions, as stated in advance. The following embodiments will further explain the relevant technical content of this invention in detail, but the disclosed content is not intended to limit the scope of protection of this invention. Additionally, the term "or" as used in this article should be interpreted as, depending on the context, as may include any one or more of the related listed items.
請參閱圖1至圖5,分別為本發明實施例之半導體裝置量測系統的功能方塊圖、半導體裝置量測系統的結構示意圖、半導體裝置量測方法的步驟流程圖、半導體裝置量測方法的步驟S104的使用狀態示意圖、以及半導體裝置量測方法的步驟S110的使用狀態示意圖。如上述圖式所示,本發明實施例提供一種半導體裝置量測系統Z,其用於量測一半導體裝置2與一基板1間的一間距高度,半導體裝置量測系統Z包括一載台Z1、一測量裝置Z2以及一分析裝置Z3。Please refer to Figures 1 to 5, which are respectively a functional block diagram of the semiconductor device measurement system of the present invention, a structural schematic diagram of the semiconductor device measurement system, a flowchart of the semiconductor device measurement method, a schematic diagram of the usage status of step S104 of the semiconductor device measurement method, and a schematic diagram of the usage status of step S110 of the semiconductor device measurement method. As shown in the above figures, the present invention provides a semiconductor device measurement system Z, which is used to measure a distance height between a semiconductor device 2 and a substrate 1. The semiconductor device measurement system Z includes a stage Z1, a measuring device Z2, and an analysis device Z3.
配合圖1及圖2所示,載台Z1可用於承載基板1與半導體裝置2,半導體裝置2可具有一金屬層3與連接金屬層3的多個輸出端4,且輸出端4連接至基板1。舉例來說,載台Z1可為單軸向或多軸向的移動式載台裝置。基板1可為電路板(PCB)或其他類型的載板。半導體裝置2可為電子元件(例如覆晶,但不以此為限)。金屬層3可設置於半導體裝置2的底面20,並作為半導體裝置2的線路輸出層。金屬層3的佈線方式不限於扇入型(fan-in)或扇出型(fan-out)。輸出端4可為錫球或其他具相同特性之導電元件。As shown in Figures 1 and 2, the stage Z1 can be used to support the substrate 1 and the semiconductor device 2. The semiconductor device 2 may have a metal layer 3 and multiple output terminals 4 connected to the metal layer 3, and the output terminals 4 are connected to the substrate 1. For example, the stage Z1 may be a uniaxial or multiaxial movable stage device. The substrate 1 may be a circuit board (PCB) or other type of carrier board. The semiconductor device 2 may be an electronic component (e.g., flip-chip, but not limited thereto). The metal layer 3 may be disposed on the bottom surface 20 of the semiconductor device 2 and serve as the output layer of the semiconductor device 2. The wiring method of the metal layer 3 is not limited to fan-in or fan-out. The output terminals 4 may be solder balls or other conductive components with the same characteristics.
接著,配合圖1及圖2所示,測量裝置Z2可經配置量測半導體裝置2的頂面21至基板1之間的一第一高度D1,並基於紅外光量測半導體裝置2內的半導體層厚度,以獲得半導體裝置2的頂面21至金屬層3的頂面30之間的一第二高度D2。於一實施例,測量裝置Z2可為攝像機、測距儀或其他非接觸式光學測距感測裝置,可利用三角量測、相位量測或立體視覺等等方式測量出半導體裝置2的頂面21至基板1的頂面10之間的高度(也可稱距離,即第一高度D1)。於一實施例,測量裝置Z2包括提供短波紅外光或近紅外光的量測設備,例如測量裝置Z2包括一雷射位移感測裝置或一膜厚量測裝置。於一實施例,測量裝置Z2包括一紅外線影像擷取裝置,其經配置以擷取於金屬層3的頂部影像,藉以獲得第二高度D2。測量裝置Z2可懸設於載台Z1之其中一面上,例如載台Z1上方,但不以此為限。Next, as shown in Figures 1 and 2, the measuring device Z2 can be configured to measure a first height D1 between the top surface 21 of the semiconductor device 2 and the substrate 1, and to measure the semiconductor layer thickness within the semiconductor device 2 based on infrared light, so as to obtain a second height D2 between the top surface 21 of the semiconductor device 2 and the top surface 30 of the metal layer 3. In one embodiment, the measuring device Z2 can be a camera, a rangefinder, or other non-contact optical ranging sensing device, which can measure the height (also called distance, i.e., the first height D1) between the top surface 21 of the semiconductor device 2 and the top surface 10 of the substrate 1 using methods such as triangulation, phase measurement, or stereoscopic vision. In one embodiment, the measuring device Z2 includes a measuring apparatus that provides short-wave infrared or near-infrared light, such as a laser displacement sensor or a film thickness measuring device. In another embodiment, the measuring device Z2 includes an infrared image acquisition device configured to capture an image of the top of the metal layer 3 to obtain a second height D2. The measuring device Z2 may be suspended on one side of the stage Z1, for example, above the stage Z1, but is not limited thereto.
接下來,配合圖1所示,分析裝置Z3可經配置以根據第一高度D1、第二高度D2,以及金屬層3的厚度,獲得間距高度H,其中間距高度H為金屬層3的底面31至基板1之間的間距。舉例來說,分析裝置Z3可為電子設備,例如電腦或其他具運算功能之電子裝置。分析裝置Z3可根據半導體裝置2的面積、輸出端4的數量,以及間距高度,藉以估算半導體裝置2與基板1之間的一預估填膠量。Next, referring to Figure 1, the analysis device Z3 can be configured to obtain the spacing height H based on the first height D1, the second height D2, and the thickness of the metal layer 3, where the spacing height H is the distance between the bottom surface 31 of the metal layer 3 and the substrate 1. For example, the analysis device Z3 can be an electronic device, such as a computer or other electronic device with computing capabilities. The analysis device Z3 can estimate a predetermined amount of filler between the semiconductor device 2 and the substrate 1 based on the area of the semiconductor device 2, the number of output terminals 4, and the spacing height.
進一步地,本發明之半導體裝置量測系統Z還包括一填膠裝置Z4。填膠裝置Z4可經配置以根據預估填膠量,以將一預定量之膠體填充至金屬層3與基板1之間。舉例來說,配合圖4所示,填膠裝置Z4可鄰設於載台Z1且電性連接於分析裝置Z3,填膠裝置Z4可為單軸向或多軸向的移動式填膠設備。Furthermore, the semiconductor device measurement system Z of the present invention also includes a filler device Z4. The filler device Z4 can be configured to fill a pre-quantitative amount of adhesive between the metal layer 3 and the substrate 1 according to an estimated filler amount. For example, as shown in FIG4, the filler device Z4 can be adjacent to the stage Z1 and electrically connected to the analysis device Z3, and the filler device Z4 can be a uniaxial or multiaxial movable filler device.
值得注意的是,儘管前述在說明本發明之半導體裝置量測系統Z的過程中,亦已同時說明本發明之半導體裝置量測方法的概念,但為求清楚起見,以下另繪示流程圖詳細說明。It is worth noting that although the concept of the semiconductor device measurement method of the present invention has been explained in the process of describing the semiconductor device measurement system Z of the present invention, for the sake of clarity, a flowchart is shown below for detailed explanation.
請一併參閱圖1至圖5,本發明之半導體裝置量測方法包括下列步驟:Please refer to Figures 1 to 5 together. The semiconductor device measurement method of this invention includes the following steps:
配合圖1至圖3所示,量測半導體裝置2的頂面21至基板1之間的一第一高度D1(步驟S102)。As shown in Figures 1 to 3, a first height D1 between the top surface 21 of the semiconductor device 2 and the substrate 1 is measured (step S102).
由於基板1的頂面10可由晶片結構的外表面觀察到,因此,測量、獲得第一高度D1的方法較不受限制。舉例來說,半導體裝置2的頂面21至基板1的頂面10之間的高度(也可稱距離)可通過三角量測、相位量測或立體視覺等等方式求出,利用攝像機、測距儀或其他非接觸式光學測距感測裝置直接測得,但本發明不限於此。Since the top surface 10 of the substrate 1 can be observed from the outer surface of the chip structure, the method for measuring and obtaining the first height D1 is less restricted. For example, the height (also called distance) between the top surface 21 of the semiconductor device 2 and the top surface 10 of the substrate 1 can be determined by triangulation, phase measurement or stereoscopic vision, etc., or directly measured by a camera, rangefinder or other non-contact optical ranging sensing device, but the present invention is not limited to this.
此外,本發明之半導體裝置量測方法在步驟S102之前,還可包括下列步驟S100:藉由載台Z1可用於承載基板1與半導體裝置2。其中,半導體裝置2可具有金屬層3與連接金屬層3的多個輸出端4,且輸出端4連接至基板1。Furthermore, before step S102, the semiconductor device measurement method of the present invention may also include the following step S100: the stage Z1 can be used to support the substrate 1 and the semiconductor device 2. The semiconductor device 2 may have a metal layer 3 and multiple output terminals 4 connected to the metal layer 3, and the output terminals 4 are connected to the substrate 1.
接著,配合圖1及圖3所示,基於紅外光量測半導體裝置2內的半導體層厚度,以獲得半導體裝置2的頂面21至金屬層3的頂面30之間的一第二高度D2(步驟S104)。Next, in conjunction with Figures 1 and 3, the thickness of the semiconductor layer in the semiconductor device 2 is measured using infrared light to obtain a second height D2 between the top surface 21 of the semiconductor device 2 and the top surface 30 of the metal layer 3 (step S104).
於一實施例,測量裝置Z2可為紅外線膜厚量測裝置,能提供短波紅外光(SWIR)或近紅外光(NIR)作為厚度量測媒介。上述紅外光的波長,包含但不限於,可介於700奈米至3000奈米。短波紅外光(SWIR)和近紅外光(NIR)對金屬不具穿透性,會被金屬反射。本發明可根據半導體裝置2與金屬層3在材料上的差異,利用紅外光束的穿透性以及反射性,來測量半導體裝置2的頂面21至金屬層3的頂面30之間的第二高度D2。In one embodiment, the measuring device Z2 can be an infrared film thickness measuring device, capable of providing short-wave infrared (SWIR) or near-infrared (NIR) light as the thickness measurement medium. The wavelength of the aforementioned infrared light includes, but is not limited to, 700 nanometers to 3000 nanometers. Short-wave infrared (SWIR) and near-infrared (NIR) light are not penetrable to metal and will be reflected by the metal. This invention can measure the second height D2 between the top surface 21 of the semiconductor device 2 and the top surface 30 of the metal layer 3 by utilizing the penetrability and reflectivity of the infrared beam, based on the material difference between the semiconductor device 2 and the metal layer 3.
於一實施例,測量裝置Z2包括雷射位移計,用以半導體裝置2背面的厚度D2(即底面20與頂面21之間的距離)。In one embodiment, the measuring device Z2 includes a laser displacement meter for measuring the thickness D2 of the back side of the semiconductor device 2 (i.e., the distance between the bottom surface 20 and the top surface 21).
進一步地,在本發明之半導體裝置量測方法之步驟S104中,還可包括下列步驟:利用一影像擷取裝置,以擷取於金屬層3的頂部影像,藉以獲得該第二高度D2。進一步來說,測量裝置Z2包括影像擷取裝置,擷取於金屬層3的頂部影像,並根據金屬層3的頂部影像來推算其半導體裝置2內的目標深度,藉以獲得該第二高度D2。Furthermore, step S104 of the semiconductor device measurement method of the present invention may also include the following step: using an image capture device to capture an image of the top of the metal layer 3, thereby obtaining the second height D2. Further, the measuring device Z2 includes an image capture device that captures an image of the top of the metal layer 3 and calculates the target depth within the semiconductor device 2 based on the image of the top of the metal layer 3, thereby obtaining the second height D2.
於一實施例,配合圖1、圖3及圖4所示,測量裝置Z2包括影像擷取裝置,可調整成像焦距,以擷取多個不同預定深度的頂部影像,並分析多個不同深度的頂部影像,以定義具有最高銳利度的頂部影像為一目標深度。例如,測量裝置Z2可藉由調整成像焦距,以分別接收到不同深度X1、X2、X3時的頂部影像A1、A2、A3;其中,在實際操作時,可先設定一預定深度,並取涵蓋預定深度的一深度範圍(例如,以預定深度為中心取一深度範圍),在深度範圍內擷取多張頂部影像。In one embodiment, as shown in Figures 1, 3, and 4, the measuring device Z2 includes an image capturing device that can adjust the imaging focal length to capture multiple top images at different predetermined depths, and analyzes the multiple top images at different depths to define the top image with the highest sharpness as a target depth. For example, the measuring device Z2 can adjust the imaging focal length to receive top images A1, A2, and A3 at different depths X1, X2, and X3 respectively; wherein, in actual operation, a predetermined depth can be set first, and a depth range covering the predetermined depth can be selected (for example, a depth range centered on the predetermined depth), and multiple top images can be captured within the depth range.
接著,測量裝置Z2在獲得多個不同預定深度的頂部影像之後,可將多個頂部影像傳送至分析裝置Z3中進行分析。每一張頂部影像各自包括多個像素,利用比較每一個頂部影像在相同位置的像素上的銳利度,可辨識出具有最高銳利度的一頂部影像,頂部影像是以一最佳成像焦距成像於測量裝置Z2上;即,定義具有最高銳利度的頂部影像為一目標深度。辨識出目標深度之後,分析裝置Z3可根據目標深度而獲得第二高度D2。Next, after acquiring multiple top images at different predetermined depths, the measuring device Z2 can transmit these top images to the analysis device Z3 for analysis. Each top image comprises multiple pixels. By comparing the sharpness of pixels at the same location in each top image, the top image with the highest sharpness can be identified. This top image is imaged onto the measuring device Z2 at an optimal imaging focal length; that is, the top image with the highest sharpness is defined as a target depth. After identifying the target depth, the analysis device Z3 can obtain a second height D2 based on the target depth.
接下來,配合圖1至圖4所示,根據第一高度D1、第二高度D2以及金屬層3的厚度,獲得間距高度H(步驟S106)。其中,間距高度H可為金屬層3的底面31至基板1之間的間距。Next, referring to Figures 1 to 4, the spacing height H is obtained based on the first height D1, the second height D2, and the thickness of the metal layer 3 (step S106). The spacing height H can be the spacing between the bottom surface 31 of the metal layer 3 and the substrate 1.
舉例來說,分析裝置Z3可電性連接於測量裝置Z2。而金屬層3的厚度可根據形成金屬層3時的製程參數預估而得,當製程參數相同時,金屬層3的厚度差異不大;或者,分析裝置Z3可預先儲存金屬層3的厚度的相關數據。因此,在分析裝置Z3取得第一高度D1與第二高度D2之參數後,可配合金屬層3的厚度參數,而計算出間距高度H。其中,間距高度H亦可為輸出端4的長度、高度或直徑,但不以此為限。For example, the analysis device Z3 can be electrically connected to the measuring device Z2. The thickness of the metal layer 3 can be estimated based on the process parameters used to form the metal layer 3. When the process parameters are the same, the difference in the thickness of the metal layer 3 is not significant; alternatively, the analysis device Z3 can pre-store relevant data on the thickness of the metal layer 3. Therefore, after the analysis device Z3 obtains the parameters of the first height D1 and the second height D2, it can calculate the spacing height H by combining it with the thickness parameter of the metal layer 3. The spacing height H can also be the length, height, or diameter of the output terminal 4, but is not limited to these.
進一步地,配合圖1至圖4所示,本發明之半導體裝置量測方法還可包括下列步驟:根據半導體裝置2的面積、輸出端4的數量,以及間距高度H,藉以估算半導體裝置2與基板1之間的一預估填膠量(步驟S108)。Furthermore, in conjunction with Figures 1 to 4, the semiconductor device measurement method of the present invention may also include the following steps: estimating a predetermined amount of filler between the semiconductor device 2 and the substrate 1 based on the area of the semiconductor device 2, the number of output terminals 4, and the spacing height H (step S108).
舉例來說,本發明之分析裝置Z3也能可預先儲存半導體裝置2的面積(或體積)、輸出端4的尺寸(或體積)以及輸出端4的數量等相關數據。因此,在分析裝置Z3在獲得間距高度H之後,可進一步根據上述數據與間距高度H進行計算,以估算出半導體裝置2與基板1之間的預估填膠量。For example, the analysis device Z3 of this invention can also pre-store relevant data such as the area (or volume) of the semiconductor device 2, the size (or volume) of the output terminal 4, and the number of output terminals 4. Therefore, after obtaining the spacing height H, the analysis device Z3 can further calculate based on the above data and the spacing height H to estimate the estimated filler amount between the semiconductor device 2 and the substrate 1.
更進一步地,配合圖1至圖5所示,本發明之半導體裝置量測方法還可包括下列步驟S110:根據預估填膠量將一底膠劑G填充至金屬層3與基板1之間。Furthermore, in conjunction with Figures 1 to 5, the semiconductor device measurement method of the present invention may also include the following step S110: filling a primer G between the metal layer 3 and the substrate 1 according to the estimated filler amount.
舉例來說,填膠裝置Z4可根據分析裝置Z3所產生的預估填膠量,而將相對的預定量之膠體填充至金屬層3與基板1之間的間隙中。其中,預定量主要可視基板1與半導體裝置2的面積大小以及輸出端4的數量而定,在此不特別說明。For example, the filler device Z4 can fill the gap between the metal layer 3 and the substrate 1 with a corresponding pre-determined amount of adhesive based on the estimated filler amount generated by the analysis device Z3. The pre-determined amount mainly depends on the area of the substrate 1 and the semiconductor device 2, as well as the number of output terminals 4, and will not be specifically explained here.
據此,本發明之半導體裝置量測方法及其系統為了克服以往底膠劑G填充過量或填充不足的問題,可先取得金屬層3與基板1之間於垂直方向上的間距高度H,再根據間距高度H以及輸出端4的數量,而計算出預估填膠量。如此一來,便可避免底膠劑G添加過多或過少而衍生溢膠或造成半導體裝置2機械結構不足的問題。Accordingly, in order to overcome the problems of excessive or insufficient filling of the primer G in the past, the semiconductor device measurement method and system of the present invention first obtains the vertical distance H between the metal layer 3 and the substrate 1, and then calculates the estimated amount of primer based on the distance H and the number of output terminals 4. In this way, the problems of excessive or insufficient primer G causing overflow or insufficient mechanical structure of the semiconductor device 2 can be avoided.
值得一提的是,在上述本發明之半導體裝置量測方法中,並不侷限於先進行步驟S102,再進行步驟S104,亦可先進行步驟S104,再進行步驟S102。並且,本發明之載台Z1、測量裝置Z2、分析裝置Z3以及填膠裝置Z4可為能各自獨立運作的裝置或設備;而在其他可選的實施例中,分析裝置Z3亦可根據內建程式或人員操作而控制載台Z1、測量裝置Z2以及填膠裝置Z4中至少一者進行運作。It is worth mentioning that in the semiconductor device measurement method of the present invention, it is not limited to performing step S102 first and then step S104, but step S104 can also be performed first and then step S102. Furthermore, the stage Z1, measuring device Z2, analyzing device Z3 and filling device Z4 of the present invention can be devices or equipment that can operate independently; and in other alternative embodiments, the analyzing device Z3 can also control at least one of the stage Z1, measuring device Z2 and filling device Z4 to operate according to the built-in program or human operation.
本發明的其中一有益效果在於,本發明所提供之半導體裝置量測方法及其系統,其能通過「取得基板1與金屬層3之間的間距高度H」以及「根據間距高度H以及多個輸出端4的數量計算出預估填膠量」的技術方案,以克服以往因晶片結構的個體差異,導致底膠劑G填充過量或填充不足的問題。One of the advantages of this invention is that the semiconductor device measurement method and system provided by this invention can overcome the problem of excessive or insufficient filling of the primer G due to individual differences in chip structure by obtaining the spacing height H between the substrate 1 and the metal layer 3 and calculating the estimated amount of filler based on the spacing height H and the number of multiple output terminals 4.
更進一步來說,本發明之半導體裝置量測方法及其系統利用紅外光光束(短波紅外光或近紅外光)可穿透半導體裝置2但會被金屬層3反射的特性,發射紅外光光束作為偵測光束。紅外光光束經金屬層3反射後,可被測量裝置Z2接收。接著,藉由對頂部影像進行像素分析,以擷取於金屬層3的頂部的頂部影像,以進一步獲得金屬層3的頂面30至半導體裝置2的頂面21之間的第二高度D2。並且,再利用第一高度D1、第二高度D2以及金屬層3的厚度,獲得間距高度H,進而估算出半導體裝置2與基板1之間的一預估填膠量。Furthermore, the semiconductor device measurement method and system of this invention utilizes the characteristic that an infrared light beam (short-wave infrared or near-infrared light) can penetrate the semiconductor device 2 but is reflected by the metal layer 3 to emit an infrared light beam as a detection beam. After being reflected by the metal layer 3, the infrared light beam can be received by the measuring device Z2. Next, by performing pixel analysis on the top image to capture the top image of the top of the metal layer 3, a second height D2 between the top surface 30 of the metal layer 3 and the top surface 21 of the semiconductor device 2 is further obtained. Furthermore, using the first height D1, the second height D2, and the thickness of the metal layer 3, the spacing height H is obtained, and then an estimated amount of filler between the semiconductor device 2 and the substrate 1 is estimated.
此外,本發明之半導體裝置量測方法及其系統還可藉由調整測量裝置與待測物的焦距,可獲得多個頂部影像;為了定義出參考位置P至半導體裝置2的底面20之間的距離,對頂部影像進行像素分析,以找到具有最佳銳利度的頂部影像。頂部影像的焦距即為最佳成像焦距,最佳成像焦距經計算後便可獲得測量基準位置至半導體裝置2的底面20之間的距離,進而獲得金屬層3與基板1之間的間距。Furthermore, the semiconductor device measurement method and system of this invention can also obtain multiple top images by adjusting the focal length of the measuring device and the object under test. In order to define the distance between the reference position P and the bottom surface 20 of the semiconductor device 2, pixel analysis is performed on the top images to find the top image with the best sharpness. The focal length of the top image is the optimal imaging focal length. After the optimal imaging focal length is calculated, the distance between the measuring reference position and the bottom surface 20 of the semiconductor device 2 can be obtained, and thus the distance between the metal layer 3 and the substrate 1 can be obtained.
以上所公開的內容僅為本發明的優選可行實施例,並非因此侷限本發明的申請專利範圍,所以凡是運用本發明說明書及圖式內容所做的等效技術變化,均包含於本發明的申請專利範圍內。The above-disclosed content is merely a preferred feasible embodiment of the present invention and is not intended to limit the scope of the patent application of the present invention. Therefore, all equivalent technical changes made using the contents of the present invention's description and drawings are included within the scope of the patent application of the present invention.
1:基板10:頂面2:半導體裝置20:底面21:頂面3:金屬層30:頂面31:底面4:輸出端A1~A3:頂部影像D1:第一高度D2:第二高度H:間距高度G:底膠劑P:參考位置X1~X3:深度Z:半導體裝置量測系統Z1:載台Z2:測量裝置Z3:分析裝置Z4:填膠裝置1: Substrate; 10: Top surface; 2: Semiconductor device; 20: Bottom surface; 21: Top surface; 3: Metal layer; 30: Top surface; 31: Bottom surface; 4: Output terminals; A1~A3: Top image; D1: First height; D2: Second height; H: Spacing height; G: Undercoat; P: Reference position; X1~X3: Depth; Z: Semiconductor device measurement system; Z1: Stage; Z2: Measuring device; Z3: Analysis device; Z4: Filler device.
圖1為本發明實施例之半導體裝置量測系統的功能方塊圖。Figure 1 is a functional block diagram of a semiconductor device measurement system according to an embodiment of the present invention.
圖2為本發明實施例之半導體裝置量測系統的結構示意圖;同時,也為半導體裝置量測方法的步驟S102的使用狀態示意圖。Figure 2 is a schematic diagram of the structure of the semiconductor device measurement system of the present invention; at the same time, it is also a schematic diagram of the usage status of step S102 of the semiconductor device measurement method.
圖3為本發明實施例之半導體裝置量測方法的步驟流程圖。Figure 3 is a flowchart of the measurement method for semiconductor devices according to an embodiment of the present invention.
圖4為本發明實施例之半導體裝置量測方法的步驟S104的使用狀態示意圖。Figure 4 is a schematic diagram of the usage status of step S104 of the semiconductor device measurement method of the present invention.
圖5為本發明實施例之半導體裝置量測方法的步驟S110的使用狀態示意圖。Figure 5 is a schematic diagram of the usage status of step S110 of the semiconductor device measurement method of the present invention.
Z:半導體裝置量測系統 Z: Semiconductor Device Measurement System
Z1:載台 Z1: Platform
Z2:測量裝置 Z2: Measuring device
Z3:分析裝置 Z3: Analysis Device
Z4:填膠裝置 Z4: Filler
Claims (12)
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TWI903871B true TWI903871B (en) | 2025-11-01 |
Family
ID=
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120156808A1 (en) | 2009-06-15 | 2012-06-21 | Musashi Engineering, Inc. | Method for applying liquid material, and apparatus and program for same |
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120156808A1 (en) | 2009-06-15 | 2012-06-21 | Musashi Engineering, Inc. | Method for applying liquid material, and apparatus and program for same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100481362C (en) | Method for manufacturing semiconductor integrated circuit device | |
| US8885040B2 (en) | Method and apparatus for 3-dimensional vision and inspection of ball and like protrusions of electronic components | |
| JP4147169B2 (en) | Bump shape measuring apparatus and method | |
| CN108802046A (en) | A kind of hydrid integrated circuit component defect optical detection apparatus and its detection method | |
| CN104837302B (en) | Quality control system and internal check device | |
| US20110310229A1 (en) | Profile measuring device, profile measuring method, and method of manufacturing semiconductor package | |
| CN101387596A (en) | Method and device for horizontal adjustment of optical mechanism | |
| KR101633139B1 (en) | A method and means for measuring positions of contact elements of an electronic components | |
| US20240371706A1 (en) | Methods and systems for measuring semiconductor devices | |
| Niu et al. | A general strategy of in-situ warpage characterization for solder attached packages with digital image correlation method | |
| US20140113526A1 (en) | Wafer process control | |
| EP3104169B1 (en) | Quality management system | |
| TWI903871B (en) | Semiconductor device measurement method and system thereof | |
| TW201901177A (en) | Alignment method for circuit board detection solves the problem of image deviation | |
| KR101367193B1 (en) | Inspection method for horizontality and pressure of collet | |
| JP2001176934A (en) | Method for manufacturing semiconductor device | |
| Gu et al. | 3D Measurement Workflow for Packaging Development and Production Control Using High-Resolution 3D X-ray Microscope | |
| CN113167570A (en) | Packaging device | |
| JPH11118423A (en) | Bonding wire height inspection apparatus and height inspection method | |
| Tan et al. | Warpage measurement of board assemblies using projection moiré system with improved automatic image segmentation algorithm | |
| KR102894745B1 (en) | A vision system that uses a stereo camera to inspect semiconductor modules for defects | |
| KR20190075519A (en) | Semiconductor packaging apparatus and a method for manufacturing semiconductor devices using the same | |
| US20240038716A1 (en) | System and method for depositing underfill material | |
| US10446501B2 (en) | Semiconductor device, method of positioning semiconductor device, and positioning apparatus for semiconductor device | |
| CN119533308A (en) | A method for inspecting the height of metal wire arc |