TWI900113B - Method of processing brittle materials - Google Patents
Method of processing brittle materialsInfo
- Publication number
- TWI900113B TWI900113B TW113125328A TW113125328A TWI900113B TW I900113 B TWI900113 B TW I900113B TW 113125328 A TW113125328 A TW 113125328A TW 113125328 A TW113125328 A TW 113125328A TW I900113 B TWI900113 B TW I900113B
- Authority
- TW
- Taiwan
- Prior art keywords
- mask
- processing
- processing area
- brittle material
- substrate
- Prior art date
Links
Landscapes
- Processing Of Stones Or Stones Resemblance Materials (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
本發明係關於一種脆性材料加工方法,尤其是一種利用噴砂法進行衝削處理的脆性材料加工方法。 The present invention relates to a method for processing brittle materials, and in particular to a method for processing brittle materials using a sandblasting method for punching.
近年來,為了延續摩爾定律,半導體業界中封裝技術受到矚目。例如,有業者發展出晶片對晶圓(Chip on Wafer)、晶圓對晶圓(Wafer on Wafer)等3D堆疊技術,以進一步提升運算效能。另外,相較於有機材料製成的載板,玻璃、陶瓷等材料的製造過程更為環保且容易取得,又具有更優異的平坦度、穩定性、抗氧化性、散熱性、及更接近矽的膨脹係數等優勢。因此,亦有業者希望以玻璃、陶瓷等材料取代現行的有機基板來提升效能。 In recent years, packaging technology has garnered significant attention in the semiconductor industry to maintain Moore's Law. For example, some companies have developed 3D stacking technologies, such as chip-on-wafer and wafer-on-wafer, to further enhance computing performance. Furthermore, compared to substrates made of organic materials, the manufacturing process for materials like glass and ceramics is more environmentally friendly and readily available. They also offer advantages such as superior flatness, stability, oxidation resistance, heat dissipation, and an expansion coefficient closer to that of silicon. Consequently, some companies are hoping to replace existing organic substrates with materials like glass and ceramics to enhance performance.
然而,上述晶圓常用的矽、及玻璃、陶瓷等均屬於脆性材料,而具有高硬度、易脆裂的特性,因此,例如在切割堆疊的晶圓時、或者於脆性材料基板上形成精細的線路溝槽、通孔等結構時,有不易加工的問題。舉例而言,切削法可能會造成脆性材料產生破裂、裂紋而影響加工品質;雷射法可能會造成熱應力而使變形;乾式蝕刻法較為耗時且成本較高;濕式蝕刻法則有化學藥劑處理不易且可能造成環境污染的問題。 However, the silicon, glass, and ceramics commonly used in these wafers are all brittle materials with high hardness and susceptibility to cracking. This presents processing challenges, such as when slicing stacked wafers or forming fine structures such as circuit trenches and vias on brittle substrates. For example, cutting methods can cause cracks and fracturing in brittle materials, impacting process quality; laser etching can cause thermal stress and deformation; dry etching is time-consuming and costly; and wet etching is difficult to handle with chemicals and can cause environmental pollution.
有鑑於此,習知的脆性材料加工方法確實仍有加以改善之必要。 In view of this, conventional methods for processing brittle materials still need to be improved.
為解決上述問題,本發明的目的是提供一種脆性材料加工方法,係適用於切割如矽晶圓等以脆性材料製成的晶圓者。 To solve the above-mentioned problem, the present invention aims to provide a brittle material processing method suitable for cutting wafers made of brittle materials such as silicon wafers.
本發明的次一目的是提供一種脆性材料加工方法,係適用於對以玻璃、陶瓷等脆性材料製成的基板進行加工者。 A second object of the present invention is to provide a brittle material processing method suitable for processing substrates made of brittle materials such as glass and ceramics.
本發明全文所述方向性或其近似用語,例如「上(頂)」、「內」、「外」、「側面」等,主要係參考附加圖式的方向,各方向性或其近似用語僅用以輔助說明及理解本發明的各實施例,非用以限制本發明。 Throughout this disclosure, directional terms or similar terms, such as "upper," "inner," "outer," and "lateral," are primarily used with reference to the directions in the accompanying drawings. These directional terms or similar terms are intended solely to facilitate the description and understanding of the various embodiments of the present invention and are not intended to limit the present invention.
本發明全文所記載的元件及構件使用「一」或「一個」之量詞,僅是為了方便使用且提供本發明範圍的通常意義;於本發明中應被解讀為包括一個或至少一個,且單一的概念也包括複數的情況,除非其明顯意指其他意思。 The use of the quantifiers "a" or "an" in the elements and components described throughout this invention is merely for convenience and to provide a general understanding of the scope of the invention. They should be interpreted in this invention to include one or at least one, and the singular concept also includes the plural, unless it is obvious that it means otherwise.
本發明的脆性材料加工方法,包含:提供一基板,該基板主要由一脆性材料所組成,該基板之一加工表面上具有一加工區及一非加工區;使該非加工區被一遮罩覆蓋並使該加工區未被該遮罩覆蓋而露出;以一噴砂單元對該加工區進行衝削處理以於該基板形成一線路溝槽及/或一孔洞;將該遮罩從該加工表面移除;及將一導電膏填入該線路溝槽及/或該孔洞內並燒結該導電膏,以形成一導線及/或一導孔;其中,使該非加工區被一遮罩覆蓋並使該加工區未被該遮罩覆蓋而露出,係藉由一遮蔽法、一貼放法、及一塗佈法中之至少一種方法來進行:該遮蔽法中,將預先形成有一開口的該遮罩覆蓋於該加工表面,該開口對應於該加工區;該貼放法中,該加工表面具有複數個該非加工區,將複數個該遮罩分別放置於各非加工區,且各遮罩之形狀及尺寸分別對應於各非加工區;該塗佈法中,將一遮罩前驅物塗佈於該加工表面形成該遮罩,再去除該遮罩中對應於該加工區之部分。 The brittle material processing method of the present invention comprises: providing a substrate, the substrate being mainly composed of a brittle material, and having a processing area and a non-processing area on a processing surface of the substrate; covering the non-processing area with a mask and leaving the processing area uncovered by the mask; punching the processing area with a sandblasting unit to form a circuit trench and/or a hole in the substrate; removing the mask from the processing surface; and filling the circuit trench and/or the hole with a conductive paste and sintering the conductive paste to form a wire and/or a guide hole; wherein, covering the non-processing area with a mask and leaving the processing area exposed; Covering the processed area so that it is uncovered by the mask is performed by at least one of a masking method, a laminating method, and a coating method. In the masking method, a mask having an opening pre-formed therein is applied to the processed surface, with the opening corresponding to the processed area. In the laminating method, the processed surface has a plurality of non-processed areas, and a plurality of masks are placed on each non-processed area, with the shape and size of each mask corresponding to each non-processed area. In the coating method, a mask precursor is applied to the processed surface to form the mask, and then the portion of the mask corresponding to the processed area is removed.
據此,本發明的脆性材料加工方法,係適用於半導體製程相關的精細加工,可以應用於切割如矽晶圓等脆性材料製成的晶圓,或應用於對以玻璃、陶瓷等脆性材料製成的基板進行開槽、鑽孔等加工,而不易使該些脆性材料產生破裂、裂紋、熱應力變形等,且兼顧成本及環境考量,並且,具有形成精細線路/孔洞的功效、及確保該導線/導孔之導電性的功效。 The brittle material processing method of the present invention is suitable for precision machining related to semiconductor manufacturing processes. It can be applied to dicing wafers made of brittle materials such as silicon wafers, or to grooving and drilling substrates made of brittle materials such as glass and ceramics. It is not susceptible to cracking, fracturing, or thermal stress deformation of these brittle materials, while taking into account cost and environmental considerations. Furthermore, it can effectively form fine lines/holes and ensure the conductivity of these lines/holes.
本發明之脆性材料加工方法,更可以包含於該線路溝槽及/或該孔洞的表面形成一介質層。如此,具有提升導電材料與該基板之接合度的功效。 The brittle material processing method of the present invention may further include forming a dielectric layer on the surface of the circuit trench and/or the hole. This improves the bonding strength between the conductive material and the substrate.
本發明之脆性材料加工方法,更可以包含堆疊複數個形成有該導線及/或該導孔的該基板,並藉由該導線及/或該導孔形成一多層重佈線層。如此,可以形成具有高深寬比的導線/導孔的重佈線層,具有適用於多層數的3D堆疊封裝的功效。 The brittle material processing method of the present invention may further include stacking a plurality of substrates having the conductive lines and/or vias formed thereon, and forming a multi-layer redistribution layer using the conductive lines and/or vias. This allows for the formation of a redistribution layer with conductive lines/vias having a high aspect ratio, making it suitable for multi-layer 3D stacked packaging.
本發明之脆性材料加工方法,更可以包含堆疊複數個形成有該線路溝槽及/或該孔洞的該基板,再將一導電膏從最外側的該基板填入該線路溝槽及/或該孔洞內並燒結該導電膏以形成一導線及/或一導孔,並藉由該導線及/或該導孔形成一多層重佈線層。如此,可以形成具有高深寬比的導線/導孔的重佈線層,具有適用於多層數的3D堆疊封裝的功效。 The brittle material processing method of the present invention may further include stacking a plurality of substrates having the circuit trenches and/or holes formed therein, then filling the circuit trenches and/or holes with a conductive paste from the outermost substrate and sintering the conductive paste to form a wire and/or a via. The wires and/or vias are then used to form a multi-layer redistribution layer. This allows for the formation of a redistribution layer with wires and/or vias having a high aspect ratio, making it suitable for multi-layer 3D stacked packaging.
S1:提供工件步驟 S1: Provide workpiece step
S2:覆蓋遮罩步驟 S2: Covering mask step
S3:噴砂步驟 S3: Sandblasting step
S4:移除遮罩步驟 S4: Remove the mask step
S5:形成介質層步驟 S5: Dielectric layer formation step
S6:形成導線/導孔步驟 S6: Forming wires/vias
S7:堆疊步驟 S7: Stacking Step
S8:堆疊步驟 S8: Stacking Step
1:待工工件 1: Workpiece waiting to be processed
11:加工表面 11: Processing surface
11a:加工區 11a: Processing Area
11b:非加工區 11b: Non-processing area
2:遮罩 2: Mask
2a:開口 2a: Opening
3:噴砂單元 3: Sandblasting unit
31:噴嘴 31: Spray nozzle
P:貼片機 P: SMT machine
M:遮罩前驅物 M: Mask front drive
L:雷射 L: Laser
〔第1圖〕本發明之脆性材料加工方法的步驟流程圖。 [Figure 1] Flowchart of the steps of the brittle material processing method of the present invention.
〔第2圖〕本發明之脆性材料加工方法的實施示意圖。 [Figure 2] Schematic diagram of the implementation of the brittle material processing method of the present invention.
〔第3圖〕本發明之脆性材料加工方法中的遮蔽法的實施示意圖。 [Figure 3] Schematic diagram of the implementation of the masking method in the brittle material processing method of the present invention.
〔第4圖〕本發明之脆性材料加工方法中的貼放法的實施示意圖。 [Figure 4] Schematic diagram of the implementation of the bonding method in the brittle material processing method of the present invention.
〔第5圖〕本發明之脆性材料加工方法中的塗佈法的實施示意圖。 [Figure 5] Schematic diagram of the coating method in the brittle material processing method of the present invention.
為讓本發明之上述及其他目的、特徵及優點能更明顯易懂,下文特舉本發明之較佳實施例,並配合所附圖式作詳細說明;此外,在不同圖式中標示相同符號者視為相同,會省略其說明。另需注意的是,圖式中各元件的大小比例僅為示意,並不代表實際的情形。 To make the above and other objects, features, and advantages of the present invention more clearly understood, the following describes preferred embodiments of the present invention in detail with reference to the accompanying drawings. Elements designated by the same symbols in different figures are considered identical and their descriptions are omitted. It should also be noted that the size ratios of the elements in the drawings are for illustration only and do not represent actual dimensions.
請參照第1圖所示,本發明之脆性材料加工方法可以包含:一提供工件步驟S1、一覆蓋遮罩步驟S2、一噴砂步驟S3及一移除遮罩步驟S4。 Referring to FIG. 1 , the brittle material processing method of the present invention may include: a workpiece providing step S1 , a mask covering step S2 , a sandblasting step S3 , and a mask removal step S4 .
該提供工件步驟S1中,如第2圖所示,係提供一待工工件1。該待工工件1例如可以為一晶圓或一基板,該基板例如為中介板(Interposer)、IC載板、或電路板等組件之基板,但只要係用以直接或間接連接IC晶片及電子設備的組件之基板即可,本發明不予限制。該待工工件1主要由一脆性材料所組成。詳而言之,該待工工件1為該晶圓時,該脆性材料例如為矽、碳化矽、氮化鋁等,但不限於此;該待工工件1為該基板時,該脆性材料例如為玻璃、陶瓷(又可舉例如:氮化鋁陶瓷或其他陶瓷)等,但不限於此。另外,該晶圓或該基板除了以該脆性材料作為主要材料,亦可能以其他材料形成有電晶體、線路等構造,因此,本發明所屬技術領域中具有通常知識者,皆可理解本發明所謂「該待工工件1主要由一脆性材料所組成」之意涵。 In the step S1 of providing a workpiece, as shown in FIG2 , a workpiece 1 to be processed is provided. The workpiece 1 to be processed can be, for example, a wafer or a substrate. The substrate can be, for example, an interposer, an IC carrier, or a substrate of a circuit board or other component. However, as long as it is a substrate for directly or indirectly connecting an IC chip and an electronic device, the present invention is not limited thereto. The workpiece 1 to be processed is mainly composed of a brittle material. Specifically, when the workpiece 1 to be processed is the wafer, the brittle material is, for example, silicon, silicon carbide, aluminum nitride, etc., but is not limited thereto; when the workpiece 1 to be processed is the substrate, the brittle material is, for example, glass, ceramic (another example is aluminum nitride ceramic or other ceramic), etc., but is not limited thereto. Furthermore, in addition to being primarily made of the brittle material, the wafer or substrate may also be formed of other materials to form transistors, circuits, and other structures. Therefore, those skilled in the art will understand the meaning of "the workpiece 1 being primarily composed of a brittle material" in the present invention.
如第2圖所示,該待工工件1具有一加工表面11。該加工表面11具有一加工區11a及一非加工區11b。該加工區11a可以對應於該待工工件1中待進一步以噴砂法進行衝削處理的部分,例如,該待工工件1為該晶圓時,該加工區11a可以對應於該晶圓上的切割道(Scribe line/Dicing channel);該待工工件1為該基板時,該加工區11a可以對應於該基板中待進一步開槽或鑽孔之部分。 As shown in Figure 2, the workpiece 1 has a processing surface 11. The processing surface 11 includes a processing area 11a and a non-processing area 11b. The processing area 11a may correspond to the portion of the workpiece 1 to be further processed by sandblasting. For example, if the workpiece 1 is a wafer, the processing area 11a may correspond to the scribe line (or dicing channel) on the wafer. If the workpiece 1 is a substrate, the processing area 11a may correspond to the portion of the substrate to be further grooved or drilled.
該覆蓋遮罩步驟S2中,如第2圖所示,係使該非加工區11b被一遮罩2覆蓋並使該加工區11a未被該遮罩2覆蓋而露出。該遮罩2可以由聚乙烯醇(PVA)、聚甲基丙烯酸甲酯(PMMA)等樹脂構成,但只要具有一定的耐磨性(耐噴砂性)即可,本發明不予限制。詳而言之,該覆蓋遮罩步驟S2例如可以藉由下述一遮蔽法、一貼放法、及一塗佈法中之至少一種方法來進行。 In the masking step S2, as shown in Figure 2, the non-processed area 11b is covered with a mask 2, leaving the processed area 11a uncovered and exposed. The mask 2 can be made of a resin such as polyvinyl alcohol (PVA) or polymethyl methacrylate (PMMA), but the present invention is not limited to such a material as long as it has a certain degree of wear resistance (sandblasting resistance). Specifically, the masking step S2 can be performed using at least one of the following methods: a masking method, a lamination method, and a coating method.
請參照第3圖,該遮蔽法中,係將預先形成有一開口2a的該遮罩2對位覆蓋於該加工表面11,並使該開口2a對應於該待工工件1上的該加工區11a,藉此,使該加工區11a未被該遮罩2覆蓋而露出,且該非加工區11b被該遮罩2覆蓋。例如,在一實施例中,該待工工件1可以為該晶圓,並以該遮罩2覆蓋該晶圓,該遮罩2形成有複數個平行狹縫而使該狹縫對應於該晶圓的切割道。 Referring to Figure 3 , in this masking method, a mask 2 pre-formed with an opening 2a is aligned and placed over the processing surface 11, with the opening 2a corresponding to the processing area 11a on the workpiece 1. This leaves the processing area 11a uncovered by the mask 2 and exposed, while the non-processing area 11b is covered by the mask 2. For example, in one embodiment, the workpiece 1 can be a wafer, and the mask 2 covers the wafer. The mask 2 is formed with a plurality of parallel slits, with the slits corresponding to the scribe lines of the wafer.
請參照第4圖,該貼放法中,該加工表面11具有複數個該非加工區11b,並將複數個該遮罩2分別放置於各非加工區11b,其中各遮罩2的形狀及尺寸分別對應於各非加工區11b,藉此,使該非加工區11b分別被該遮罩2覆蓋,且該加工區11a未被該遮罩2覆蓋而露出。該貼放法可以利用一貼片機P(Pick and place machine)來進行,該遮罩2可以是具有黏性的薄膜或是透過黏性物質黏貼固定,但不限於此。 Referring to Figure 4 , in this placement method, the processing surface 11 has a plurality of non-processed areas 11b, and a plurality of masks 2 are placed on each non-processed area 11b. The shape and size of each mask 2 correspond to each non-processed area 11b. This ensures that each non-processed area 11b is covered by the mask 2, while the processing area 11a is exposed. This placement method can be performed using a pick and place machine (P). The mask 2 can be an adhesive film or affixed with an adhesive material, but is not limited thereto.
請參照第5圖,該塗佈法中,係先將一遮罩前驅物M塗佈於該加工表面11形成整面的該遮罩2,再去除該遮罩2中對應於該加工區11a之部分,藉此,使該加工區11a未被該遮罩2覆蓋而露出,且該非加工區11b被該遮罩2覆蓋。舉例而言,該遮罩前驅物可以為含有如上述聚乙烯醇、聚 甲基丙烯酸甲酯等樹脂及揮發性溶劑的樹脂溶液,並可以藉由旋轉塗佈、狹縫式塗佈等方式將該遮罩前驅物塗佈於該加工表面11上,待該揮發性溶劑揮發後,形成整面的該遮罩2,再藉由一雷射L或光學微影(圖未示出)等方式去除該遮罩2中對應於該加工區11a之部分。 Please refer to Figure 5. In the coating method, a mask precursor M is first coated on the processing surface 11 to form the entire mask 2, and then the portion of the mask 2 corresponding to the processing area 11a is removed, thereby leaving the processing area 11a uncovered by the mask 2 and exposed, and the non-processing area 11b is covered by the mask 2. For example, the mask precursor can be a resin solution containing a resin such as polyvinyl alcohol or polymethyl methacrylate and a volatile solvent. The mask precursor can be applied to the processing surface 11 by spin coating or slit coating. After the volatile solvent evaporates, the entire mask 2 is formed. The portion of the mask 2 corresponding to the processing area 11a is then removed by laser lithography or optical lithography (not shown).
該覆蓋遮罩步驟S2中,工者亦可以因應實際需求,組合使用該遮蔽法、該貼放法、及該塗佈法中之兩種以上的方法,來使該非加工區11b被遮罩2覆蓋,且該加工區11a未被該遮罩2覆蓋而露出。 In the covering mask step S2, workers can also combine two or more methods, including the masking method, the placement method, and the coating method, according to actual needs, to ensure that the non-processing area 11b is covered by the mask 2 and the processing area 11a is not covered by the mask 2 and is exposed.
該噴砂步驟S3中,如第2圖所示,係以一噴砂單元3對該加工區11a進行衝削處理。例如,可以對該待工工件1進行切割、開槽或鑽孔。該噴砂步驟S3所使用的砂材,例如可以為金鋼砂(碳化矽)、氧化鋁、氧化鋯或其他高硬度合金、高熵材料等,但不限於此。該砂材可以具有0.2μm~15μm的粒徑,亦可以具有0.2μm~5μm的粒徑,亦可以具有5μm~15μm的粒徑,並可以具有3200~4400Hv的硬度。在一實施例中,該噴砂單元3係由一噴嘴31噴出該砂材,該噴嘴31之形狀例如可以為長條型、圓型等。本發明所屬技術領域中具備通常知識者,可以因應該待工工件1的材料及加工深度的需求,而調整實施噴砂的壓力、時間、及該噴嘴31與該待工工件1之距離等參數。 In the sandblasting step S3, as shown in FIG2 , a sandblasting unit 3 is used to perform a punching process on the processing area 11a. For example, the workpiece 1 can be cut, grooved, or drilled. The sand material used in the sandblasting step S3 can be, for example, gold steel sand (silicon carbide), aluminum oxide, zirconium oxide, or other high-hardness alloys, high-entropy materials, etc., but is not limited thereto. The sand material can have a particle size of 0.2μm~15μm, or a particle size of 0.2μm~5μm, or a particle size of 5μm~15μm, and can have a hardness of 3200~4400Hv. In one embodiment, the sandblasting unit 3 sprays the sand material through a nozzle 31. The nozzle 31 can be shaped, for example, elongated or circular. Those skilled in the art can adjust parameters such as the sandblasting pressure, duration, and distance between the nozzle 31 and the workpiece 1 based on the material of the workpiece 1 and the desired processing depth.
如第2圖所示,本發明之脆性材料加工方法中,藉由該遮罩2的設置,係可以保護該非加工區11b,以避免該非加工區11b在噴砂過程中被砂材所衝削,亦即,僅針對該加工區11a進行所需的加工。舉例而言,當該待工工件1為該基板時,可以對該加工區11a進行衝削處理以對該基板進行開槽及/或鑽孔而形成一線路溝槽及/或一孔洞;該線路溝槽的寬度可以為10μm以上,該孔洞的直徑可以為10μm以上,且該孔洞可以為通孔或盲孔。 As shown in Figure 2, the brittle material processing method of the present invention utilizes the mask 2 to protect the non-processing area 11b from being eroded by the sandblasting process. This allows only the processing area 11a to be processed. For example, when the workpiece 1 is a substrate, the processing area 11a can be eroded to form a circuit trench and/or a hole by grooving and/or drilling the substrate. The width of the circuit trench can be greater than 10μm, and the diameter of the hole can be greater than 10μm. The hole can be either a through hole or a blind via.
再舉例而言,當該待工工件1為該晶圓時,可以對該加工區11a (對應於該晶圓的切割道)進行衝削處理以將該晶圓切割成複數個裸晶。此情況下,該遮罩2可以為形成有複數個平行狹縫的遮罩,並在實施噴砂時,先沿著該複數個狹縫對該晶圓實施噴砂,而後將該遮罩2旋轉90度,再次沿著該複數個狹縫對該晶圓實施噴砂,藉此將該晶圓切割成複數個方形的裸晶,惟,本發明不以上述旋轉角度為限。在一實施例中,該待工工件1亦可以為複數個互相對位且疊層貼合的晶圓,且於疊層最外側的晶圓表面形成有該遮罩2,藉此,藉由該噴砂步驟S3,該複數個晶圓可以被切割成複數個多層裸晶。 For another example, when the workpiece 1 is a wafer, the processing area 11a (corresponding to the wafer's scribe lines) can be punched to cut the wafer into a plurality of bare dies. In this case, the mask 2 can be formed with a plurality of parallel slits. During sandblasting, the wafer is first sandblasted along the slits, then the mask 2 is rotated 90 degrees and sandblasted again along the slits, thereby cutting the wafer into a plurality of square bare dies. However, the present invention is not limited to this rotation angle. In one embodiment, the workpiece 1 may also be a plurality of wafers aligned and stacked together, with the mask 2 formed on the outermost wafer surface of the stack. Thus, through the sandblasting step S3, the plurality of wafers can be cut into a plurality of multi-layer bare dies.
該移除遮罩步驟S4中,係將該遮罩2從該加工表面11移除。該移除遮罩步驟S4係可以藉由雷射、水洗、低溫解黏等為本發明所屬技術領域中習知的方式進行,在此不贅述。 In the mask removal step S4, the mask 2 is removed from the processing surface 11. The mask removal step S4 can be performed by laser, water washing, low-temperature debonding, etc., which are methods known in the art to which the present invention belongs and will not be described in detail here.
本發明之脆性材料加工方法,工者亦可以因應實際需求,反覆進行該覆蓋遮罩步驟S2、該噴砂步驟S3及該移除遮罩步驟S4,以達成所需的加工深度。 In the brittle material processing method of the present invention, workers can also repeatedly perform the mask covering step S2, the sandblasting step S3, and the mask removal step S4 according to actual needs to achieve the desired processing depth.
該待工工件1為該基板時,本發明之脆性材料加工方法,可以更包含一形成介質層步驟S5,以於該線路溝槽及/或該孔洞的表面形成一介質層。該介質層例如可以為鎳、釩、鈦等金屬或該些金屬之合金(例如鎳帆合金),但只要該介質層係可以提升該基板與後述導電材料(例如銅)之接合度即可,本發明不予限制。又,若該基板與後述導電材料之間具有足夠的接合度,亦可以省略此步驟。該形成介質層步驟S5中,工者可以因應該介質層的原料,選擇以濺鍍、電鍍、塗佈、沉積等發明所屬技術領域中習知的方式形成該介質層。在一實施例中,形成該介質層後,更可以利用電漿處理對該介質層進行表面活化,以進一步提升後述導電材料之接合度。 When the workpiece 1 is the substrate, the brittle material processing method of the present invention may further include a dielectric layer formation step S5 to form a dielectric layer on the surface of the circuit trench and/or the hole. The dielectric layer may be, for example, a metal such as nickel, vanadium, or titanium, or an alloy of these metals (e.g., nickel-vanadium alloy). The present invention is not limited to this material as long as the dielectric layer can improve the bonding between the substrate and the conductive material (e.g., copper). Furthermore, if the bonding between the substrate and the conductive material is sufficient, this step may be omitted. In step S5 of forming the dielectric layer, the worker can choose to form the dielectric layer using methods known in the art, such as sputtering, electroplating, coating, and deposition, depending on the dielectric layer's raw materials. In one embodiment, after forming the dielectric layer, a plasma treatment can be used to activate the dielectric layer's surface to further enhance bonding with the conductive material described later.
該待工工件1為該基板時,本發明之脆性材料加工方法,可以 更包含一形成導線/導孔步驟S6,以將一導電膏填入該線路溝槽及/或該孔洞內並燒結該導電膏,而形成一導線及/或一導孔。該導電膏例如可以為導電銅膏、導電銀膏等包含導電性成分的膏狀組成物,但不限於此。該形成導線/導孔步驟S6中,可以利用如刮刀等將該導電膏填入該線路溝槽及/或該孔洞內,並利用紅外線加熱、電磁感應加熱等方式對該導電膏進行燒結,使該導電膏固化並附著於該基板上,而於該基板上形成該導線及/或該導孔。須注意的是,當利用紅外線加熱進行燒結,該導電膏中包含紅外線吸收材料;當利用電磁感應加熱進行燒結,該導電膏中包含磁性材料。在一實施例中,形成該導線及/或該導孔後,亦可以再利用雷射修整線路,去除非預期的連接以避免短路。 When the workpiece 1 is a substrate, the brittle material processing method of the present invention may further include a conductive line/via forming step S6, in which a conductive paste is filled into the wiring trench and/or the hole and sintered to form the conductive line and/or the via. The conductive paste may be, for example, a conductive copper paste, a conductive silver paste, or other paste containing a conductive component, but is not limited thereto. In the conductive line/via forming step S6, the conductive paste may be filled into the wiring trench and/or the hole using a scraper, for example, and sintered using infrared heating, electromagnetic induction heating, or other methods, causing the conductive paste to solidify and adhere to the substrate, thereby forming the conductive line and/or the via on the substrate. It should be noted that when sintering is performed using infrared heating, the conductive paste contains infrared absorbing materials; when sintering is performed using electromagnetic induction heating, the conductive paste contains magnetic materials. In one embodiment, after forming the conductive lines and/or vias, laser trimming can be used to remove unintended connections to prevent short circuits.
該待工工件1為該基板時,本發明之脆性材料加工方法,可以更包含一堆疊步驟S7,以堆疊複數個形成有該導線及/或該導孔的該基板,而形成一多層重佈線層(Redistribution layer,RDL)。詳而言之,工者可以預先設計好該導線及/或該導孔的位置,使對位堆疊後的該複數個基板可以藉由該導線及/或該導孔形成該多層重佈線層。該多層重佈線層係用以將該晶片的多個I/O端點重新佈線,而有助於實現更小的封裝尺寸及更高度的整合性。再且,藉由於各基板中預定的位置形成該導線/該導孔,再將該些基板對位疊合,相較於以單一基板進行開槽/鑽孔之方法,可以結合複數個該導線/導孔而形成一組合導線/導孔,藉此實現具有更高深寬比的該導線/導孔。 When the workpiece 1 is a substrate, the brittle material processing method of the present invention may further include a stacking step S7, in which a plurality of substrates having the conductive lines and/or vias formed thereon are stacked to form a multi-layer redistribution layer (RDL). Specifically, the worker may pre-design the positions of the conductive lines and/or vias so that the plurality of aligned and stacked substrates can form a multi-layer RDL using the conductive lines and/or vias. The multi-layer RDL is used to reroute the chip's multiple I/O terminals, thereby contributing to a smaller package size and a higher degree of integration. Furthermore, by forming the wires/vias at predetermined locations on each substrate and then aligning and stacking the substrates, multiple wires/vias can be combined to form a composite wire/via, compared to methods that require slotting/drilling a single substrate. This allows for wires/vias with a higher aspect ratio.
在一實施例中,工者亦可以先堆疊複數個形成有該線路溝槽及/或該孔洞(尚未填入並燒結該導電膏)的該基板,再將該導電膏從最外側的該基板填入該線路溝槽及/或該孔洞內並燒結該導電膏,以形成該導線及/或該導孔,進而藉由該導線及/或該導孔形成該多層重佈線層,藉此實現 具有高的深寬比的該導線/導孔。或者,在一實施例中,工者亦可以先將該導電膏填入該線路溝槽並燒結以形成該導線,並堆疊複數個形成有該導線及/或該孔洞的該基板,再將該導電膏從最外側的該基板填入該孔洞內並燒結該導電膏,以形成該導孔,進而藉由該導線及該導孔形成該多層重佈線層,藉此實現具有高的深寬比的該導線/導孔。 In one embodiment, workers may first stack multiple substrates with the wiring trenches and/or holes formed therein (but not yet filled and sintered with the conductive paste). Then, the conductive paste is filled into the wiring trenches and/or holes from the outermost substrate and sintered to form the conductive lines and/or vias. These conductive lines and/or vias are then used to form the multi-layer redistribution wiring layer, thereby achieving a high aspect ratio for the conductive lines/vias. Alternatively, in one embodiment, workers may first fill the wiring trench with conductive paste and sinter it to form the wires. Multiple substrates with the wires and/or holes formed thereon are then stacked. The conductive paste is then filled into the holes from the outermost substrate and sintered to form the vias. The wires and vias are then combined to form a multi-layer redistribution layer, thereby achieving wires/vias with a high aspect ratio.
該待工工件1為該複數個晶圓時,本發明之脆性材料加工方法,可以更包含一堆疊步驟S8,以堆疊該複數個多層裸晶。藉此,可以形成3D堆疊裸晶,從而達成整合多個晶片、縮小封裝尺寸、縮短訊號傳輸距離等功能。 When the workpiece 1 is a plurality of wafers, the brittle material processing method of the present invention may further include a stacking step S8 to stack the plurality of layers of bare die. This can form a 3D stacked die, thereby achieving functions such as integrating multiple chips, reducing package size, and shortening signal transmission distances.
綜上所述,本發明的脆性材料加工方法,係適用於半導體製程相關的精細加工,可以應用於切割如矽晶圓等脆性材料製成的晶圓,或應用於對以玻璃、陶瓷等脆性材料製成的基板進行開槽、鑽孔等加工,而不易使該些脆性材料產生破裂、裂紋、熱應力變形等,且兼顧成本及環境考量,為本發明之功效。 In summary, the brittle material processing method of the present invention is suitable for precision machining related to semiconductor manufacturing processes. It can be applied to dicing wafers made of brittle materials such as silicon wafers, or to grooving and drilling substrates made of brittle materials such as glass and ceramics. It is not susceptible to cracking, fracturing, or thermal stress deformation of these brittle materials, and it takes both cost and environmental considerations into account, which is the effectiveness of the present invention.
雖然本發明已利用上述較佳實施例揭示,然其並非用以限定本發明,任何熟習此技藝者在不脫離本發明之精神和範圍之內,相對上述實施例進行各種更動與修改仍屬本發明所保護之技術範疇,因此本發明之保護範圍當包含後附之申請專利範圍所記載的文義及均等範圍內之所有變更。又,上述之數個實施例能夠組合時,則本發明包含任意組合的實施態樣。 While the present invention has been disclosed using the preferred embodiments described above, they are not intended to limit the present invention. Any modifications and alterations made by one skilled in the art without departing from the spirit and scope of the present invention are still within the technical scope protected by the present invention. Therefore, the scope of protection of the present invention includes all modifications within the meaning and equivalent scope of the appended patent applications. Furthermore, if the above-mentioned embodiments can be combined, the present invention includes any combination of embodiments.
1:待工工件 1: Workpiece waiting to be processed
11:加工表面 11: Processing surface
11a:加工區 11a: Processing Area
11b:非加工區 11b: Non-processing area
2:遮罩 2: Mask
3:噴砂單元 3: Sandblasting unit
31:噴嘴 31: Spray nozzle
Claims (4)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW113125328A TWI900113B (en) | 2024-07-05 | 2024-07-05 | Method of processing brittle materials |
| CN202411011577.2A CN121267788A (en) | 2024-07-05 | 2024-07-26 | Processing methods for brittle materials |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW113125328A TWI900113B (en) | 2024-07-05 | 2024-07-05 | Method of processing brittle materials |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI900113B true TWI900113B (en) | 2025-10-01 |
| TW202602636A TW202602636A (en) | 2026-01-16 |
Family
ID=98224731
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW113125328A TWI900113B (en) | 2024-07-05 | 2024-07-05 | Method of processing brittle materials |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN121267788A (en) |
| TW (1) | TWI900113B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0349222A (en) * | 1989-07-18 | 1991-03-04 | Fuji Electric Co Ltd | Manufacture of semiconductor element |
| US5506720A (en) * | 1993-09-28 | 1996-04-09 | Daewoo Electronics Co., Ltd. | Method for manufacturing an electrodisplacive actuated mirror array |
| TWI295075B (en) * | 2000-03-31 | 2008-03-21 | Toyoda Gosei Kk |
-
2024
- 2024-07-05 TW TW113125328A patent/TWI900113B/en active
- 2024-07-26 CN CN202411011577.2A patent/CN121267788A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0349222A (en) * | 1989-07-18 | 1991-03-04 | Fuji Electric Co Ltd | Manufacture of semiconductor element |
| US5506720A (en) * | 1993-09-28 | 1996-04-09 | Daewoo Electronics Co., Ltd. | Method for manufacturing an electrodisplacive actuated mirror array |
| TWI295075B (en) * | 2000-03-31 | 2008-03-21 | Toyoda Gosei Kk |
Also Published As
| Publication number | Publication date |
|---|---|
| CN121267788A (en) | 2026-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW202406082A (en) | High-performance hybrid bonded interconnect systems | |
| CN101937853B (en) | Method for forming integrated circuit structure | |
| US11764138B2 (en) | Glass core device and method of producing the same | |
| TWI382797B (en) | Trench substrate and its preparation method | |
| KR20210008917A (en) | Large metal pad on the TV | |
| TW202516683A (en) | Dbi to si bonding for simplified handle wafer | |
| KR101366949B1 (en) | Through silicon via guard ring | |
| CN1490875A (en) | Semiconductor device and manufacturing method thereof | |
| CN118251764A (en) | Semiconductor component packaging | |
| JP6383791B2 (en) | Wafer dicing method for improving die packaging quality | |
| EP2399284A2 (en) | Semiconductor chip with reinforcement layer | |
| Shen et al. | A clamped through silicon via (TSV) interconnection for stacked chip bonding using metal cap on pad and metal column forming in via | |
| JP2016195244A (en) | Silicon nitride based ceramic assembled board and method for manufacturing the same | |
| WO2005034214A2 (en) | Protective layer during scribing | |
| KR20190001919A (en) | Semiconductor package and method for manufacturing the semiconductor package | |
| CN113725160B (en) | Ultra-thin wafer front side cutting process | |
| CN111681965B (en) | Manufacturing method of double-sided photoelectric substrate with high-density through hole interconnection | |
| TWI900113B (en) | Method of processing brittle materials | |
| US9391000B2 (en) | Methods for forming silicon-based hermetic thermal solutions | |
| TW491009B (en) | Method of fabricating printed wiring board | |
| TWI228785B (en) | Substrate, wiring board, substrate for semiconductor package, semiconductor device, semiconductor package and its manufacturing method | |
| US20240113072A1 (en) | Singulation of integrated circuit package substrates with glass cores | |
| JP4452846B2 (en) | Metal-ceramic bonding substrate and manufacturing method thereof | |
| WO2025063256A1 (en) | Ceramic scribe substrate, method for manufacturing ceramic scribe substrate, method for manufacturing ceramic substrate, and method for manufacturing ceramic circuit substrate | |
| JP2019165112A (en) | Wiring board and manufacturing method thereof |