[go: up one dir, main page]

TWI899920B - Plasma etching method and etching apparatus - Google Patents

Plasma etching method and etching apparatus

Info

Publication number
TWI899920B
TWI899920B TW113111766A TW113111766A TWI899920B TW I899920 B TWI899920 B TW I899920B TW 113111766 A TW113111766 A TW 113111766A TW 113111766 A TW113111766 A TW 113111766A TW I899920 B TWI899920 B TW I899920B
Authority
TW
Taiwan
Prior art keywords
etching
pattern
plasma
etched
processing chamber
Prior art date
Application number
TW113111766A
Other languages
Chinese (zh)
Other versions
TW202445674A (en
Inventor
劉嘉輝
任玉平
志強 劉
身健 劉
Original Assignee
大陸商中微半導體設備(上海)股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商中微半導體設備(上海)股份有限公司 filed Critical 大陸商中微半導體設備(上海)股份有限公司
Publication of TW202445674A publication Critical patent/TW202445674A/en
Application granted granted Critical
Publication of TWI899920B publication Critical patent/TWI899920B/en

Links

Classifications

    • H10P50/283
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/321Radio frequency generated discharge the radio frequency energy being inductively coupled to the plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32174Circuits specially adapted for controlling the RF discharge
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B41/23Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B43/00EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
    • H10B43/23EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H10P50/242
    • H10P50/73
    • H10P72/0421

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

本發明提供一種電漿蝕刻方法,包含步驟:提供待蝕刻器件,其包括基層、依次位於基層上的蝕刻材料層和遮罩層,遮罩層具暴露出蝕刻材料層的第一圖形;施加第一低頻偏置射頻訊號進行第一蝕刻工藝,在蝕刻材料層形成第二圖形,第二圖形的蝕刻深度為蝕刻材料層厚度的70%~98%;施加高頻偏置射頻訊號進行第二蝕刻工藝,形成蝕刻深度大於或等於蝕刻材料層厚度的第三圖形;施加第二低頻偏置射頻訊號進行第三蝕刻工藝,形成貫穿部分厚度的基層的第四圖形;第三、第四圖形底部的關鍵尺寸均達到預設的關鍵尺寸。本發明還提供一種電漿蝕刻裝置。The present invention provides a plasma etching method, comprising the steps of: providing a device to be etched, which includes a base layer, an etching material layer sequentially located on the base layer, and a mask layer, wherein the mask layer has a first pattern exposing the etching material layer; applying a first low-frequency bias radio frequency signal to perform a first etching process, forming a second pattern on the etching material layer, wherein the etching depth of the second pattern is the etching material layer. The invention also provides a plasma etching apparatus.

Description

電漿蝕刻方法和蝕刻裝置Plasma etching method and etching apparatus

本發明涉及半導體領域,特別涉及一種電漿蝕刻方法和蝕刻裝置。The present invention relates to the field of semiconductors, and in particular to a plasma etching method and an etching device.

NAND快閃記憶體是一種比硬碟驅動器更好的存放裝置,隨著人們追求功耗低、質量輕和性能佳的非揮發性儲存產品,在電子產品中得到了廣泛的應用。目前,平面結構的NAND快閃記憶體已近實際擴展的極限,為了進一步的提高儲存容量,降低每位元的儲存成本,提出了3D NAND記憶體。NAND flash memory is a superior storage device to hard drives. As people pursue low-power, lightweight, and high-performance non-volatile storage products, it has gained widespread application in electronic products. Currently, planar NAND flash memory has reached its practical scalability limit. To further increase storage capacity and reduce the storage cost per bit, 3D NAND memory has been proposed.

現有3D NAND記憶體的形成過程中,需要在襯底上交替沉積不同的材料形成交疊結構的基層,並在基層中蝕刻出通孔。隨著儲存容量的提升,交疊結構的層數逐步增加,基層中的通孔深度也隨之增加。由於硬遮罩層和基層的蝕刻選擇比較高,利用電漿蝕刻工藝對基層進行蝕刻時,通常在基層上形成硬遮罩層,由硬遮罩層的蝕刻圖形暴露基層的待蝕刻區域。The existing 3D NAND memory manufacturing process requires alternating deposition of different materials on a substrate to form an interleaved base layer, and etching through-holes into the base layer. As storage capacity increases, the number of interleaved layers gradually increases, and the depth of the through-holes in the base layer also increases. Because the hard mask layer and the base layer have relatively high etch selectivity, when etching the base layer using a plasma etching process, a hard mask layer is typically formed on the base layer. The etched pattern of the hard mask layer exposes the base layer area to be etched.

硬遮罩層的蝕刻屬於高深寬比蝕刻,硬遮罩層蝕刻圖形的形貌是否達標對於後續基層的蝕刻至關重要。我們希望:1)硬遮罩層蝕刻圖形的側壁連貫且儘量垂直,避免蝕刻過程中產生圖形形變,導致硬遮罩層的圖形不能很好地轉移到基層上;2)硬遮罩層蝕刻圖形底部的關鍵尺寸達到預設關鍵尺寸,否則會直接影響到基層中的通孔尺寸。Etching the hard mask layer involves high aspect ratio etching, and the topography of the resulting hard mask pattern is crucial for subsequent etching of the base layer. We aim for: 1) consistent and vertical sidewalls in the hard mask pattern to avoid pattern deformation during etching, which could prevent the hard mask pattern from transferring properly to the base layer; and 2) the critical dimensions at the bottom of the hard mask pattern must meet the preset critical dimensions, as this would directly impact the size of the vias in the base layer.

由於低頻偏置射頻電源能夠提高電漿的轟擊力,在先前技術中,硬掩模層的蝕刻過程中通常使用低頻偏置射頻電源以提高蝕刻速率。為保證對硬遮罩層完全蝕刻,蝕刻深度難以避免的到達基層。電漿對基層轟擊過程中產生的副產物容易濺射至硬遮罩層的圖形側壁,難以去除,導致硬遮罩層圖形底部的關鍵尺寸無法控制,甚至會引起蝕刻停止。最終導致3D NAND記憶體的缺陷,降低加工的良品率。Because low-frequency RF bias power can increase the impact of plasma, it is typically used during hard mask etching to increase the etch rate in previous technologies. To ensure complete etching of the hard mask layer, the etch depth inevitably reaches the base layer. Byproducts generated during the plasma attack on the base layer easily sputter onto the sidewalls of the hard mask pattern and are difficult to remove. This makes it impossible to control the critical bottom dimension of the hard mask pattern and may even cause the etch to stop. Ultimately, this leads to defects in 3D NAND memory and reduces the processing yield.

本發明的目的是提供一種電漿蝕刻方法和電漿蝕刻裝置,在對蝕刻材料層(作為基層的硬遮罩層)蝕刻過程中依序執行第一至第三蝕刻工藝。第一蝕刻工藝以各向異性蝕刻為主,形成蝕刻深度未到達基層的第二圖形。第二蝕刻工藝以各向同性蝕刻為主,對蝕刻材料層進行完全蝕刻,並生成底部關鍵尺寸達到預設關鍵尺寸的第三圖形。第三蝕刻工藝對第三蝕刻圖形的側壁形貌進行修飾,生成上、下輪廓一致且底部關鍵尺寸達到預設關鍵尺寸的第四圖形,實現為基層提供具有良好蝕刻形貌的硬遮罩圖形。透過本發明解決了對蝕刻材料層進行高深寬比蝕刻過程中,圖形底部的關鍵尺寸無法達到預設關鍵尺寸、圖形底部形貌難以控制的問題,並保證了蝕刻品質和蝕刻速度。本發明透過精確控制第一蝕刻工藝的蝕刻深度,保證第二蝕刻工藝能夠對蝕刻材料層進行完全蝕刻,並在第三蝕刻工藝結束後,基層具有較小的蝕刻深度,大大降低了對下一蝕刻工藝(以蝕刻基層為主)的影響。The present invention provides a plasma etching method and apparatus that sequentially perform first, second, and third etching processes during the etching of an etched material layer (a hard mask layer serving as a base layer). The first etching process primarily utilizes anisotropic etching to form a second pattern whose etching depth does not reach the base layer. The second etching process primarily utilizes isotropic etching to completely etch the etched material layer and produce a third pattern whose bottom critical dimension reaches a preset critical dimension. The third etching process modifies the sidewall morphology of the third etched pattern, generating a fourth pattern with consistent top and bottom profiles and a bottom critical dimension that meets a preset critical dimension. This provides a hard mask pattern with excellent etched morphology for the base layer. This invention solves the problem of the bottom critical dimension of the pattern failing to meet the preset critical dimension and the difficulty in controlling the bottom morphology during high-aspect-ratio etching of the material layer being etched, while ensuring etching quality and etching speed. The present invention ensures that the second etching process can completely etch the etched material layer by precisely controlling the etching depth of the first etching process. After the third etching process is completed, the base layer has a smaller etching depth, which greatly reduces the impact on the next etching process (which mainly etches the base layer).

為了達到上述目的,本發明提供一種電漿蝕刻方法,所述方法在一電漿處理腔內進行,包含如下步驟: 提供待蝕刻器件,所述待蝕刻器件包括基層、依次位於所述基層上的蝕刻材料層和遮罩層,所述遮罩層具有第一圖形,所述第一圖形暴露出所述蝕刻材料層的待蝕刻區域; 施加第一低頻偏置射頻訊號至所述處理腔以進行第一蝕刻工藝,在所述蝕刻材料層形成第二圖形,所述第二圖形的蝕刻深度為蝕刻材料層厚度的70%~98%; 施加高頻偏置射頻訊號至所述處理腔以進行第二蝕刻工藝,形成第三圖形;所述第三圖形的蝕刻深度大於或等於所述蝕刻材料層的厚度;第三圖形底部的關鍵尺寸達到預設關鍵尺寸; 施加第二低頻偏置射頻訊號至所述處理腔以進行第三蝕刻工藝,形成貫穿所述蝕刻材料層和部分厚度的所述基層的第四圖形,第四圖形底部的關鍵尺寸達到預設的關鍵尺寸。 To achieve the above objectives, the present invention provides a plasma etching method, which is performed in a plasma processing chamber and comprises the following steps: Providing a device to be etched, wherein the device to be etched comprises a base layer, an etching material layer sequentially disposed on the base layer, and a mask layer, wherein the mask layer has a first pattern, wherein the first pattern exposes the area of the etching material layer to be etched; Applying a first low-frequency biased radio frequency signal to the processing chamber to perform a first etching process, forming a second pattern in the etching material layer, wherein the etching depth of the second pattern is 70% to 98% of the thickness of the etching material layer; A high-frequency bias RF signal is applied to the processing chamber to perform a second etching process, forming a third pattern; the etching depth of the third pattern is greater than or equal to the thickness of the etched material layer; and the critical dimension at the bottom of the third pattern reaches a preset critical dimension. A second low-frequency bias RF signal is applied to the processing chamber to perform a third etching process, forming a fourth pattern that penetrates the etched material layer and a portion of the thickness of the base layer; the critical dimension at the bottom of the fourth pattern reaches a preset critical dimension.

可選的,所述第一低頻偏置射頻訊號、所述第二低頻偏置射頻訊號的頻率為10kHz~2MHz,所述高頻偏置射頻訊號的頻率為4MHz~15MHz。Optionally, the frequencies of the first low-frequency offset RF signal and the second low-frequency offset RF signal are 10 kHz to 2 MHz, and the frequency of the high-frequency offset RF signal is 4 MHz to 15 MHz.

可選的,所述第一低頻偏置射頻訊號、所述第二低頻偏置射頻訊號的頻率相同或不同。Optionally, the frequencies of the first low-frequency offset RF signal and the second low-frequency offset RF signal are the same or different.

可選的,所述第四圖形的深寬比範圍為10:1~150:1。Optionally, the aspect ratio of the fourth graphic is in the range of 10:1 to 150:1.

可選的,所述遮罩層的材料為氧化矽和氮化矽的中間相(SiON)。Optionally, the material of the mask layer is an intermediate phase of silicon oxide and silicon nitride (SiON).

可選的,蝕刻材料層的材料包括無定形碳(ACL)、碳化矽、多晶矽、氮化矽中的任一種或多種。Optionally, the material of the etching material layer includes any one or more of amorphous carbon (ACL), silicon carbide, polysilicon, and silicon nitride.

可選的,所述基層的材料包含二氧化矽、氮化矽中的任一種或多種。Optionally, the material of the base layer includes any one or more of silicon dioxide and silicon nitride.

可選的,透過蝕刻終點檢測方法或工藝時間控制所述蝕刻深度。Optionally, the etching depth is controlled by an etching endpoint detection method or process time.

可選的,所述第一圖形包括溝槽和/或孔洞。Optionally, the first pattern includes grooves and/or holes.

可選的,所述第三蝕刻工藝結束後,進行第四蝕刻工藝以去除所述遮罩層。可選的,向處理腔內注入第一工藝氣體進行第一蝕刻工藝,所述第一工藝氣體中的含硫氣體與含氧氣體的流量比為第一流量比,所述第一流量比小於或等於1:5。Optionally, after the third etching process is completed, a fourth etching process is performed to remove the mask layer. Optionally, a first process gas is injected into the processing chamber to perform the first etching process, wherein the flow ratio of the sulfur-containing gas to the oxygen-containing gas in the first process gas is a first flow ratio, and the first flow ratio is less than or equal to 1:5.

可選的,向處理腔內注入第二工藝氣體進行第二蝕刻工藝,所述第二工藝氣體中的含硫氣體與含氧氣體的流量比為第二流量比,其小於第一流量比;向處理腔內注入第三工藝氣體進行第三蝕刻工藝,所述第三工藝氣體中的含硫氣體與含氧氣體的流量比記為第三流量比,其小於第一流量比。Optionally, a second process gas is injected into the processing chamber to perform a second etching process, and the flow ratio of the sulfur-containing gas to the oxygen-containing gas in the second process gas is a second flow ratio, which is less than the first flow ratio; a third process gas is injected into the processing chamber to perform a third etching process, and the flow ratio of the sulfur-containing gas to the oxygen-containing gas in the third process gas is recorded as a third flow ratio, which is less than the first flow ratio.

本發明還提供一種電漿蝕刻裝置,用於實現如本發明所述的電漿蝕刻方法,所述裝置包含: 處理腔,其內部設有基座,待蝕刻器件放置在所述基座上; 多個偏置射頻電源,用於生成多個偏置射頻訊號並施加在所述基座上;所述多個偏置射頻訊號分別用於在多個蝕刻工藝中控制電漿的能量; 控制器,基於所述蝕刻工藝切換對應的偏置射頻電源進行工作。 可選的,所述多個偏置射頻訊號包含至少一個低頻偏置射頻訊號和至少一個高頻偏置射頻訊號。 The present invention also provides a plasma etching apparatus for implementing the plasma etching method described herein. The apparatus comprises: a processing chamber having a susceptor disposed therein, on which the device to be etched is placed; a plurality of bias RF power supplies for generating a plurality of bias RF signals and applying them to the susceptor; the plurality of bias RF signals being used to control plasma energy during a plurality of etching processes; a controller for switching the corresponding bias RF power supply based on the etching process. Optionally, the plurality of bias RF signals include at least one low-frequency bias RF signal and at least one high-frequency bias RF signal.

可選的,所述控制器的內部儲存有與所述多個蝕刻工藝對應的多個工藝時長,以及所述多個蝕刻工藝的執行順序;所述控制器基於所述工藝時長、所述執行順序切換對應的偏置射頻電源進行工作。Optionally, the controller internally stores a plurality of process durations corresponding to the plurality of etching processes and an execution sequence of the plurality of etching processes; the controller switches the corresponding biased RF power supply based on the process durations and the execution sequence to operate.

可選的,所述電漿蝕刻裝置還包含多個進氣管路,可分別氣路連接多個工藝氣體源,所述多個工藝氣體源分別用於在所述多個蝕刻工藝中向處理腔內提供對應的工藝氣體;所述控制器基於所述蝕刻工藝打開對應的所述進氣管路。Optionally, the plasma etching device further includes a plurality of air inlet pipes, which can be respectively connected to a plurality of process gas sources, and the plurality of process gas sources are respectively used to provide corresponding process gases to the processing chamber in the plurality of etching processes; the controller opens the corresponding air inlet pipes based on the etching process.

與先前技術相比,本發明的有益效果在於:Compared with the prior art, the beneficial effects of the present invention are:

1)本發明的電漿蝕刻方法在蝕刻過程中依序執行第一至第三蝕刻工藝,第一至第三蝕刻工藝中分別使用低頻、高頻、低頻偏置射頻訊號。第一蝕刻工藝以各向異性蝕刻為主,形成蝕刻深度未到達基層的第二圖形。第二蝕刻工藝以各向同性蝕刻為主,對蝕刻材料層進行完全蝕刻,並生成底部關鍵尺寸達到預設關鍵尺寸的第三圖形。第三蝕刻工藝對第三蝕刻圖形的側壁形貌進行修飾,生成上、下輪廓一致且底部關鍵尺寸達到預設關鍵尺寸的第四圖形。本發明解決了對蝕刻材料層進行高深寬比蝕刻過程中,蝕刻圖形底部的關鍵尺寸無法達到預設關鍵尺寸、蝕刻圖形底部形貌難以控制的問題,所得的第四圖形在具有較高深寬比的情況下,其側壁仍具有良好的垂直性。蝕刻材料層作為基層的硬遮罩層,由於第四圖形具有良好的蝕刻形貌,因而能夠大大提高下一工藝中對基層的蝕刻品質。1) The plasma etching method of the present invention sequentially performs first, second, and third etching processes during the etching process, using low-frequency, high-frequency, and low-frequency biased RF signals, respectively. The first etching process primarily utilizes anisotropic etching, forming a second pattern whose etching depth does not reach the base layer. The second etching process primarily utilizes isotropic etching, completely etching the material layer and generating a third pattern whose bottom critical dimension reaches a preset critical dimension. The third etching process modifies the sidewall morphology of the third etched pattern, generating a fourth pattern with consistent top and bottom contours and a bottom critical dimension that reaches a preset critical dimension. This invention solves the problem of failing to achieve the preset critical dimension at the bottom of the etched pattern and the difficulty in controlling the morphology of the bottom etched pattern during high-aspect-ratio etching of an etched material layer. The resulting fourth pattern maintains excellent verticality of its sidewalls despite a relatively high aspect ratio. The etched material layer serves as a hard mask for the base layer, and the excellent etched morphology of the fourth pattern significantly improves the etch quality of the base layer in the subsequent process.

本發明透過精確控制第二圖形的蝕刻深度為蝕刻材料層厚度的70%~98%,保證第二蝕刻工藝能夠對蝕刻材料層進行完全蝕刻。並且第三圖形的底部尺寸達到預設關鍵尺寸時,第三圖形的蝕刻深度正好達到基層上表面或者貫穿了基層的較小厚度,且第三圖形的側壁具有較小的不規則性,因而降低了第三蝕刻工藝中對第三圖形的修飾難度。使得在第三蝕刻工藝結束後,基層具有較小的蝕刻深度,減小對下一工藝(以基層為主要蝕刻目標層)的影響。The present invention precisely controls the etching depth of the second pattern to 70% to 98% of the thickness of the material layer being etched, ensuring that the second etching process can completely etch the material layer. Furthermore, when the bottom dimension of the third pattern reaches a preset critical dimension, the etching depth of the third pattern just reaches the upper surface of the base layer or penetrates a small thickness of the base layer. Furthermore, the sidewalls of the third pattern have minimal irregularities, thereby reducing the difficulty of modifying the third pattern during the third etching process. As a result, after the third etching process is completed, the base layer has a relatively small etching depth, reducing the impact on the next process (which uses the base layer as the primary etching target layer).

2)本發明的電漿蝕刻裝置能夠基於處理腔內的蝕刻工藝切換對應的偏置射頻訊號和對應的工藝氣體,並能夠精確控制各蝕刻工藝的時長和執行順序,保證了待蝕刻器件的蝕刻效果,顯著提高了器件性能。2) The plasma etching apparatus of the present invention can switch the corresponding biased RF signal and process gas based on the etching process in the processing chamber, and can accurately control the duration and execution sequence of each etching process, ensuring the etching effect of the device to be etched and significantly improving the device performance.

為了更清楚地說明本發明技術方案,下面將對描述中所需要使用的圖式作簡單地介紹,顯而易見地,下面描述中的圖式是本發明的一個實施例,對於本領域具有通常知識者來講,在不付出進步性勞動的前提下,還可以根據這些圖式獲得其他的圖式:To more clearly illustrate the technical solution of the present invention, the following briefly introduces the figures required for the description. Obviously, the figures described below are an embodiment of the present invention. For those with ordinary knowledge in this field, other figures can be obtained based on these figures without further effort:

下面將結合本發明實施例中的圖式,對本發明實施例中的技術方案進行清楚、完整地描述,顯然,所描述的實施例僅僅是本發明一部分實施例,而不是全部的實施例。基於本發明中的實施例,本領域具有通常知識者在沒有做出進步性勞動前提下所獲得的所有其他實施例,都屬於本發明保護的範圍。The following will be combined with the drawings in the embodiments of the present invention to clearly and completely describe the technical solutions in the embodiments of the present invention. Obviously, the embodiments described are only part of the embodiments of the present invention, and not all of them. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without making any further progress are also within the scope of protection of the present invention.

應當理解,當在本說明書和所附申請專利範圍中使用時,術語“包括”指示所描述特徵、整體、步驟、操作、元素和/或元件的存在,但並不排除一個或多個其它特徵、整體、步驟、操作、元素、元件和/或其集合的存在或添加。It should be understood that when used in this specification and the appended claims, the term "comprising" indicates the presence of described features, integers, steps, operations, elements and/or components, but does not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or combinations thereof.

還應當理解,在此本發明說明書中所使用的術語僅僅是出於描述特定實施例的目的而並不意在限制本發明。如在本發明說明書和所附申請專利範圍中所使用的那樣,除非上下文清楚地指明其它情況,否則單數形式的“一”、“一個”及“該”意在包括複數形式。It should also be understood that the terminology used in this specification is for the purpose of describing particular embodiments only and is not intended to limit the present invention. As used in this specification and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.

還應當進一步理解,在本發明說明書和所附申請專利範圍中使用的術語“和/或”是指相關聯列出的項中的一個或多個的任何組合以及所有可能組合,並且包括這些組合。It should be further understood that the term "and/or" used in this specification and the appended claims refers to any and all possible combinations of one or more of the associated listed items, and includes these combinations.

如在本說明書和所附申請專利範圍中所使用的那樣,術語“如果”可以依據上下文被解釋為“當...時”或“一旦”或“回應於確定”或“回應於檢測到”。類似地,短語“如果確定”或“如果檢測到[所描述條件或事件]”可以依據上下文被解釋為意指“一旦確定”或“回應於確定”或“一旦檢測到[所描述條件或事件]”或“回應於檢測到[所描述條件或事件]”。As used in this specification and the appended claims, the term "if" may be interpreted as "when" or "upon" or "in response to determining" or "in response to detecting," depending on the context. Similarly, the phrase "if it is determined" or "if [described condition or event] is detected" may be interpreted as meaning "upon determination" or "in response to determining" or "upon detection of [described condition or event]" or "in response to detecting [described condition or event]," depending on the context.

另外,在本發明的描述中,術語“第一”、“第二”、“第三”等僅用於區分描述,而不能理解為指示或暗示相對重要性。In addition, in the description of the present invention, the terms "first", "second", "third", etc. are only used to distinguish the description and cannot be understood as indicating or implying relative importance.

圖1為一種電感耦合電漿處理裝置1的示意圖。該電感耦合電漿處理裝置1包含:處理腔10、內襯102、絕緣視窗108、電感耦合線圈112和基座105。FIG1 is a schematic diagram of an inductively coupled plasma processing apparatus 1. The inductively coupled plasma processing apparatus 1 includes a processing chamber 10, a liner 102, an insulating window 108, an inductively coupled coil 112, and a base 105.

處理腔10包括大致為圓柱形的處理腔側壁101,處理腔側壁101上設置一開口109用於容納待蝕刻器件W進出。內襯102設置在處理腔10內部,用於保護處理腔10的內壁不被電漿腐蝕。絕緣視窗108設置在處理腔頂部,處理腔側壁101靠近絕緣視窗108的一端設有工藝氣體注入口103。基座105位於處理腔10內的下方,用於承載待蝕刻器件W。The processing chamber 10 includes a generally cylindrical sidewall 101 with an opening 109 for accommodating the entry and exit of the device W to be etched. An inner liner 102 is disposed within the processing chamber 10 to protect the inner wall of the processing chamber 10 from plasma corrosion. An insulating window 108 is located at the top of the processing chamber. A process gas inlet 103 is provided at one end of the sidewall 101, near the insulating window 108. A susceptor 105 is located at the bottom of the processing chamber 10 to support the device W to be etched.

電感耦合線圈112位於處理腔10外部(絕緣視窗108的上方),射頻電源116的射頻功率驅動電感耦合線圈112產生較強的高頻交變磁場,此磁場在處理腔10內產生渦旋電場,此電場對少量存在於處理腔10內部的電子進行加速,使之與輸入的工藝氣體的氣體分子碰撞。這些碰撞導致工藝氣體的離子化和電漿的激發,從而在處理腔10內產生電漿。電漿中含有大量的電子、陽離子、激發態的原子、分子和電中性的自由基等活性粒子,這些粒子可以和待蝕刻器件W的表面發生多種物理和化學反應,使得待蝕刻器件表面的形貌發生改變,即完成蝕刻過程。The inductively coupled coil 112 is located outside the processing chamber 10 (above the insulating window 108). RF power from the RF power supply 116 drives the inductively coupled coil 112 to generate a strong high-frequency alternating magnetic field. This magnetic field generates an eddy electric field within the processing chamber 10. This electric field accelerates the small number of electrons present within the processing chamber 10, causing them to collide with gas molecules of the input process gas. These collisions lead to the ionization of the process gas and the excitation of plasma, thereby generating plasma within the processing chamber 10. The plasma contains a large number of active particles such as electrons, cations, excited atoms, molecules and electrically neutral free radicals. These particles can undergo various physical and chemical reactions with the surface of the device to be etched, causing the morphology of the surface to be etched to change, thus completing the etching process.

蝕刻過程中主要利用了電漿中的陽離子和自由基,其中陽離子由於帶電,可以在電場的作用下沿著特定的方向運動,具有各向異性(適用於某一方向上的蝕刻),自由基由於不帶電,可以沿著各個方向進行擴散,具有各向同性(適用於所有方向上的蝕刻)。透過偏置射頻電源207施加到基座105的偏置射頻訊號,使陽離子加速向下運動並轟擊待蝕刻器件W的待蝕刻區域,從而弱化待蝕刻區域的分子之間的結合力。分子結合力減弱的待蝕刻區域被自由基捕獲,轉化為揮發性的氣體化合物並釋放出來,從而在待蝕刻區域形成蝕刻圖形。The etching process primarily utilizes cations and free radicals in the plasma. Since cations are charged, they can move in a specific direction under the influence of the electric field, exhibiting anisotropy (suitable for etching in a certain direction). Free radicals, being uncharged, can diffuse in all directions, exhibiting isotropy (suitable for etching in all directions). A biased RF signal applied to the susceptor 105 by the biased RF power source 207 accelerates the cations downward, impacting the area to be etched on the device W, thereby weakening the bonding forces between molecules in the area to be etched. The area to be etched where the molecular bonding force is weakened is captured by free radicals, converted into volatile gas compounds and released, thereby forming an etched pattern in the area to be etched.

相比高頻偏置射頻訊號,低頻偏置射頻訊號更有利於增強陽離子的轟擊能量及方向性,便於陽離子到達蝕刻圖形的底部。因此,在高深寬比蝕刻工藝中,通常使用低頻偏置射頻訊號以提高待蝕刻器件W的蝕刻速率。在高能量陽離子的轟擊下,與蝕刻圖形側壁的分子相比,蝕刻圖形底面的分子(其分子間的結合力因陽離子的攻擊而減弱)更容易被自由基捕獲並轉化為揮發性的氣體化合物。雖然自由基具有各向同性的特徵,各向異性的物理蝕刻仍成為低頻偏置射頻條件下蝕刻的主流。Compared to high-frequency bias RF signals, low-frequency bias RF signals are more effective in enhancing the impact energy and directionality of cations, facilitating their arrival at the bottom of the etched pattern. Therefore, low-frequency bias RF signals are often used in high-aspect-ratio etching processes to increase the etch rate of the device W being etched. Under the bombardment of high-energy cations, molecules at the bottom of the etched pattern (where intermolecular bonds are weakened by cation attack) are more likely to be captured by free radicals and converted into volatile gaseous compounds than molecules on the sidewalls of the etched pattern. Although free radicals have isotropic characteristics, anisotropic physical etching has become the mainstream etching method under low-frequency bias radio frequency conditions.

待蝕刻器件W通常包括基層和位於基層上的蝕刻材料層,本發明涉及的工藝是對蝕刻材料層進行蝕刻,基層為下一步工藝的主要蝕刻目標層,因此,本發明需要對蝕刻材料層進行完全蝕刻並對基層的蝕刻盡可能少。使用低頻偏置射頻訊號進行蝕刻工藝時,蝕刻速率較高,為保證對蝕刻材料層蝕刻完全,蝕刻深度難以避免的到達基層。電漿對基層轟擊過程中產生的副產物容易濺射至蝕刻材料層圖形的側壁,難以去除。導致蝕刻材料層圖形底部的橫向蝕刻速率降低,蝕刻材料層圖形底部的關鍵尺寸無法達到預設關鍵尺寸,產生變形。The device W to be etched typically includes a base layer and an etch material layer located above the base layer. The process involved in the present invention etches the etch material layer, which is the primary etching target layer in the subsequent process. Therefore, the present invention requires that the etch material layer be completely etched while minimizing the etching of the base layer. When using a low-frequency biased RF signal for etching, the etching rate is high. To ensure complete etching of the etch material layer, the etching depth inevitably reaches the base layer. Byproducts generated during the plasma bombardment of the base layer easily sputter onto the sidewalls of the etched material layer pattern, making them difficult to remove. This results in a decrease in the lateral etching rate at the bottom of the etched material layer pattern, and the critical dimension at the bottom of the etched material layer pattern cannot reach the preset critical dimension, resulting in deformation.

隨著半導體工藝節點的向前推進和特徵尺寸的不斷減小,僅使用低頻偏置射頻訊號進行電漿蝕刻,已不能滿足對高深寬比蝕刻圖形的加工需求。With the advancement of semiconductor process nodes and the continuous reduction of feature sizes, plasma etching using only low-frequency bias RF signals can no longer meet the processing requirements for high aspect ratio etched patterns.

本發明在對蝕刻材料層進行蝕刻的過程中依序執行第一至第三蝕刻工藝,並在第一至第三蝕刻工藝中分別使用低頻、高頻、低頻偏置射頻電源。第一蝕刻工藝以縱向(蝕刻圖形的深度方向)的物理轟擊為主,用於完成主要蝕刻任務,且其蝕刻深度未到達基層。第二蝕刻工藝以橫向(蝕刻圖形的寬度方向)的化學蝕刻為主,用於對蝕刻材料層進行完全蝕刻,並使蝕刻材料層圖形底部的關鍵尺寸達到預設關鍵尺寸。第三蝕刻工藝仍以縱向的物理轟擊為主,用於修飾蝕刻材料層圖形側壁的形貌。本發明能在待蝕刻器件W的蝕刻材料層獲得高品質、高深寬比的蝕刻圖形,並具有較高的蝕刻速度。並且本發明透過精確控制第一蝕刻工藝的蝕刻深度,實現對蝕刻材料層完全蝕刻的同時,還能使基層具有較小的蝕刻深度,減小對下一工藝(以基層為主要蝕刻目標層)的影響。The present invention sequentially performs first, second, and third etching processes during the etching of an etched material layer, using low-frequency, high-frequency, and low-frequency biased radio frequency power sources, respectively. The first etching process primarily utilizes physical attack in the vertical direction (the depth direction of the etched pattern) to complete the primary etching task, and its etching depth does not reach the base layer. The second etching process primarily utilizes chemical etching in the lateral direction (the width direction of the etched pattern) to completely etch the etched material layer and achieve a preset critical dimension at the bottom of the etched material layer pattern. The third etching process, still primarily based on vertical physical impact, is used to modify the morphology of the sidewalls of the etched material layer pattern. This method achieves high-quality, high-aspect-ratio etched patterns in the material layer of the device W to be etched, while also achieving a high etching speed. Furthermore, by precisely controlling the etching depth of the first etching process, the present invention achieves complete etching of the etched material layer while maintaining a relatively low etching depth in the base layer, minimizing the impact on the subsequent process (which primarily etches the base layer).

實施例一Example 1

本發明提供一種電漿蝕刻方法,該方法在一電漿處理腔內進行,如圖2所示,包含如下步驟:The present invention provides a plasma etching method, which is performed in a plasma processing chamber, as shown in FIG2 , and includes the following steps:

步驟S100、提供待蝕刻器件W。如圖3所示,待蝕刻器件W包括基層150、依次位於基層150上的蝕刻材料層140和遮罩層130,在本實施例中,蝕刻材料層140是作為基層150的硬遮罩層存在的,遮罩層130是作為蝕刻材料層140的遮罩層存在的,在本發明涉及的工藝開始前,遮罩層130具有第一圖形161,第一圖形161暴露出蝕刻材料層140的待蝕刻區域。In step S100, a device W to be etched is provided. As shown in FIG3 , the device W to be etched includes a base layer 150, an etching material layer 140 and a mask layer 130 sequentially located on the base layer 150. In this embodiment, the etching material layer 140 serves as a hard mask layer for the base layer 150, and the mask layer 130 serves as a mask layer for the etching material layer 140. Before the process of the present invention begins, the mask layer 130 has a first pattern 161, which exposes the area of the etching material layer 140 to be etched.

本實施例中,遮罩層130的材料為氧化矽和氮化矽的中間相(SiON)第一圖形161包括溝槽和/或孔洞。第一圖形161可透過常規的光刻蝕刻獲得,在此不作贅述。In this embodiment, the mask layer 130 is made of an interphase of silicon oxide and silicon nitride (SiON). The first pattern 161 includes trenches and/or holes. The first pattern 161 can be obtained by conventional photolithography and etching, which will not be described in detail here.

本實施例中,蝕刻材料層140的材料包括無定形碳(ACL)、碳化矽、多晶矽、氮化矽中的一種或多種。蝕刻材料層140可以是單層結構,也可以是多層的堆疊結構,本發明對堆疊結構的層數不做限制。In this embodiment, the material of the etching material layer 140 includes one or more of amorphous carbon (ACL), silicon carbide, polycrystalline silicon, and silicon nitride. The etching material layer 140 can be a single layer structure or a multi-layer stacked structure. The present invention does not limit the number of layers in the stacked structure.

本實施例中,基層150的材料包含二氧化矽、氮化矽中的任一種或多種。在優選的實施例中,基層150為氧化矽和氮化矽的交疊層。In this embodiment, the material of the base layer 150 includes one or more of silicon dioxide and silicon nitride. In a preferred embodiment, the base layer 150 is an overlapping layer of silicon oxide and silicon nitride.

步驟S200、施加第一低頻偏置射頻訊號至處理腔以進行第一蝕刻工藝,在蝕刻材料層140形成第二圖形162(如圖4所示),第二圖形162的蝕刻深度為蝕刻材料層厚度的70%~98%,可選的,所述第二圖形162的蝕刻深度為蝕刻材料層厚度的90%~98%,以提高蝕刻工藝的效率。In step S200, a first low-frequency biased RF signal is applied to the processing chamber to perform a first etching process, forming a second pattern 162 (as shown in FIG. 4 ) in the etching material layer 140. The etching depth of the second pattern 162 is 70% to 98% of the thickness of the etching material layer. Optionally, the etching depth of the second pattern 162 is 90% to 98% of the thickness of the etching material layer to improve the efficiency of the etching process.

本實施例中,向處理腔內注入第一工藝氣體進行第一蝕刻工藝,第一工藝氣體在射頻電場的作用下生成對應的第一電漿。第一工藝氣體以含硫氣體(例如羥基硫COS)與含氧氣體(例如氧氣O 2)為主。第一工藝氣體中的含硫氣體與含氧氣體的流量比記為第一流量比,本實施例中的第一流量比小於或等於1:5。實驗證明,該第一流量比有利於含硫氣體的離子化,能夠產生較多的陽離子。本實施例中,第一低頻偏置射頻訊號的頻率為10kHz~2MHz,能夠為第一電漿中的陽離子提供較大的能量,因而第一蝕刻工藝以各向異性的物理蝕刻為主。 In this embodiment, a first process gas is injected into the processing chamber to perform a first etching process. Under the action of an RF electric field, the first process gas generates a corresponding first plasma. The first process gas primarily consists of a sulfur-containing gas (e.g., hydroxysulfide COS) and an oxygen-containing gas (e.g., oxygen O2 ). The flow ratio of the sulfur-containing gas to the oxygen-containing gas in the first process gas is referred to as a first flow ratio. In this embodiment, the first flow ratio is less than or equal to 1:5. Experimental results have shown that this first flow ratio facilitates the ionization of the sulfur-containing gas, generating a high number of cations. In this embodiment, the frequency of the first low-frequency bias RF signal is 10kHz to 2MHz, which can provide greater energy to the positive ions in the first plasma, so that the first etching process is mainly anisotropic physical etching.

隨著蝕刻深度的增加,到達第二圖形底部的陽離子的能量、數量逐漸減少,導致陽離子的轟擊力減弱、且陽離子轟擊的準直性(Ion collimation)變差,如圖4所示,第二圖形底部的側壁呈現向內漸縮的形貌。第二圖形底部的關鍵尺寸沒有達到預設關鍵尺寸。As the etching depth increases, the energy and number of cations reaching the bottom of the second feature gradually decrease, resulting in a weakening of the cation impact force and a deterioration of the ion collimation. As shown in Figure 4, the sidewalls at the bottom of the second feature exhibit an inward-converging morphology. The critical dimension at the bottom of the second feature does not reach the preset critical dimension.

本實施例中,可以透過蝕刻終點檢測方法或工藝時間控制蝕刻深度。透過精確控制第一蝕刻工藝的蝕刻深度為蝕刻材料層厚度的70%~98%,一方面可以避免因陽離子轟擊基層150生成的副產物濺射在第二圖形162的側壁而對第二圖形底部的關鍵尺寸造成不利影響。另一方面,可以在蝕刻材料層140為後繼的蝕刻工藝預留一個合適的未被蝕刻的厚度(蝕刻材料層厚度的2%~30%),以實現透過後繼的蝕刻工藝,在待蝕刻器件W形成高品質、高深寬比的蝕刻圖形,且對基層150的蝕刻深度不會超過預設的深度閾值(後有詳述)。In this embodiment, the etching depth can be controlled through an etching endpoint detection method or process time. By precisely controlling the etching depth of the first etching process to 70% to 98% of the thickness of the etched material layer, it is possible to prevent byproducts generated by cations bombarding the base layer 150 from splattering onto the sidewalls of the second pattern 162 and adversely affecting the critical dimensions at the bottom of the second pattern. On the other hand, an appropriate unetched thickness (2% to 30% of the thickness of the etched material layer) can be reserved in the etched material layer 140 for the subsequent etching process, so as to form a high-quality, high-aspect-ratio etched pattern on the device W to be etched through the subsequent etching process, and the etching depth of the base layer 150 will not exceed a preset depth threshold (described in detail later).

步驟S300、施加高頻偏置射頻訊號至處理腔以進行第二蝕刻工藝,形成第三圖形163。如圖5所示,第三圖形163的蝕刻深度大於或等於蝕刻材料層140的厚度,在第二蝕刻工藝中,第三圖形的底部被進行橫向蝕刻,使得第三圖形底部的關鍵尺寸達到預設關鍵尺寸。In step S300, a high-frequency bias RF signal is applied to the processing chamber to perform a second etching process, forming a third pattern 163. As shown in FIG5 , the etching depth of the third pattern 163 is greater than or equal to the thickness of the etched material layer 140. During the second etching process, the bottom of the third pattern is laterally etched, so that the critical dimension at the bottom of the third pattern reaches a predetermined critical dimension.

本實施例中,向處理腔注入第二工藝氣體進行第二蝕刻工藝,第二工藝氣體在射頻電場的作用下生成對應的第二電漿。第二工藝氣體以含硫氣體(例如羥基硫COS)與含氧氣體(例如氧氣O 2)為主。第二工藝氣體中的含硫氣體與含氧氣體的流量比記為第二流量比,其小於第一流量比。本實施例中的第二流量比為1:10,此僅作為示例,不作為本發明的限制。 In this embodiment, a second process gas is injected into the processing chamber to perform a second etching process. Under the influence of an RF electric field, the second process gas generates a corresponding second plasma. The second process gas primarily comprises a sulfur-containing gas (e.g., hydroxysulfide COS) and an oxygen-containing gas (e.g., oxygen O2 ). The flow ratio of the sulfur-containing gas to the oxygen-containing gas in the second process gas is referred to as a second flow ratio, which is less than the first flow ratio. In this embodiment, the second flow ratio is 1:10. This is for illustrative purposes only and is not intended to be limiting of the present invention.

本實施例中,高頻偏置射頻訊號的頻率為4MHz~15MHz。由於第二電漿中的陽離子的轟擊力較低,因而第二蝕刻工藝以各向同性的化學蝕刻為主。In this embodiment, the frequency of the high-frequency bias RF signal is 4 MHz to 15 MHz. Since the impact force of the positive ions in the second plasma is relatively low, the second etching process is mainly isotropic chemical etching.

在陽離子的轟擊下,被轟擊層的分子之間的結合力降低,分子鍵被打開。氧氣在射頻電場中的電子的碰撞下,解離得到氧自由基o(o2+e → o+o+e,e表示電子)。第二工藝氣體中增加了氧氣的體積,能夠解離得到更多的氧自由基o,因此提高了氧自由基與上述被打開分子鍵的分子結合的概率,從而提高了化學蝕刻的速度。Under the bombardment of cations, the bonding between molecules in the bombarded layer weakens, breaking the molecular bonds. Oxygen, impacted by electrons in the radiofrequency electric field, dissociates into oxygen free radicals (O) (O₂+e → O+O+e, where e represents an electron). Increasing the volume of oxygen in the second process gas allows for more oxygen free radicals (O), increasing the probability of oxygen free radicals combining with the molecules whose bonds have been broken, thereby increasing the chemical etching rate.

第二蝕刻工藝中,由於陽離子的轟擊能量較小,因此對蝕刻材料層140的蝕刻深度有限。本發明透過精確控制第一蝕刻工藝的蝕刻深度,使得第二蝕刻工藝中,對蝕刻材料層140的蝕刻深度不超過蝕刻材料層厚度的30%,保證對蝕刻材料層140完全蝕刻。In the second etching process, the ion impact energy is relatively low, so the etching depth of the etched material layer 140 is limited. By precisely controlling the etching depth of the first etching process, the present invention ensures that the etching depth of the etched material layer 140 in the second etching process does not exceed 30% of the thickness of the etched material layer, ensuring that the etched material layer 140 is completely etched.

當第一蝕刻工藝的蝕刻深度為蝕刻材料層厚度的70%~98%,能夠保證第三圖形163的底部尺寸達到預設關鍵尺寸時,第三圖形163的蝕刻深度正好達到基層上表面或者貫穿了基層150的較小厚度,防止對基層150蝕刻過深並減少轟擊基層150生成的反應副產物。且第三圖形163的側壁具有較小的不規則性,能夠降低後期對第三圖形側壁的修飾難度。When the etching depth of the first etching process is 70% to 98% of the thickness of the etched material layer, the bottom dimension of the third pattern 163 can be guaranteed to reach the preset critical dimension. The etching depth of the third pattern 163 just reaches the upper surface of the base layer or penetrates the minimum thickness of the base layer 150, preventing excessive etching of the base layer 150 and reducing the generation of reaction byproducts that attack the base layer 150. In addition, the sidewalls of the third pattern 163 have minimal irregularities, which can reduce the difficulty of subsequent modification of the third pattern sidewalls.

步驟S400、施加第二低頻偏置射頻訊號至處理腔以進行第三蝕刻工藝,形成貫穿蝕刻材料層140和部分厚度的基層150的第四圖形164,第四圖形164的深寬比範圍為10:1~150:1。如圖6所示,第四圖形底部的關鍵尺寸達到預設的關鍵尺寸,且第四圖形側壁具有良好的垂直性。In step S400, a second low-frequency bias RF signal is applied to the processing chamber to perform a third etching process, forming a fourth feature 164 that penetrates the etched material layer 140 and a portion of the base layer 150. The aspect ratio of the fourth feature 164 ranges from 10:1 to 150:1. As shown in Figure 6, the critical dimension at the bottom of the fourth feature meets the preset critical dimension, and the sidewalls of the fourth feature have good verticality.

本實施例中,向處理腔內注入第三工藝氣體進行第三蝕刻工藝,第三工藝氣體在射頻電場的作用下生成對應的第三電漿。第三工藝氣體以含硫氣體(例如羥基硫COS)與含氧氣體(例如氧氣O 2)為主。第三工藝氣體中的含硫氣體與含氧氣體的流量比記為第三流量比,其小於第一流量比。 In this embodiment, a third process gas is injected into the processing chamber to perform a third etching process. Under the influence of an RF electric field, the third process gas generates a corresponding third plasma. The third process gas primarily comprises a sulfur-containing gas (e.g., hydroxysulfide COS) and an oxygen-containing gas (e.g., oxygen O2 ). The flow ratio of the sulfur-containing gas to the oxygen-containing gas in the third process gas is referred to as a third flow ratio, which is less than the first flow ratio.

第二低頻偏置射頻訊號的頻率為10kHz~2MHz,第一低頻偏置射頻訊號、第二低頻偏置射頻訊號的頻率可以相同或不同。第三蝕刻工藝仍以各向異性的物理蝕刻為主,主要用於對第二蝕刻工藝後的163進行側壁修飾。與第一工藝氣體相比,第三工藝氣體中的含硫氣體減少,第三電漿中的陽離子數量少於第一電漿中的陽離子數量。陽離子的數量減少,能夠減少轟擊基層150生成的反應副產物。由於第三圖形163的側壁具有較小的不規則性,對第三圖形側壁的修飾難度低,即使第三電漿中的陽離子數量減少,也足以生成具有良好側壁形貌的第四圖形164。且由於對第三圖形側壁的修飾難度低,第三蝕刻工藝完成後,基層150的蝕刻深度較小(小於預設的深度閾值),減小對下一工藝(以蝕刻基層為主)的影響。The frequency of the second low-frequency bias RF signal is 10 kHz to 2 MHz. The frequencies of the first and second low-frequency bias RF signals can be the same or different. The third etching process still primarily utilizes anisotropic physical etching, primarily used to modify the sidewalls of the 163 layer after the second etching process. Compared to the first process gas, the third process gas contains less sulfur-containing gas, and the number of cations in the third plasma is less than that in the first plasma. This reduction in the number of cations can reduce the generation of reaction byproducts that bombard the base layer 150. Because the sidewalls of the third pattern 163 have relatively minor irregularities, the difficulty of modifying them is low. Even if the number of positive ions in the third plasma is reduced, it is sufficient to produce a fourth pattern 164 with a good sidewall morphology. Furthermore, due to the low difficulty of modifying the sidewalls of the third pattern, after the third etching process is completed, the etching depth of the base layer 150 is relatively small (less than the preset depth threshold), reducing the impact on the next process (which primarily etches the base layer).

S500、進行第四蝕刻工藝,去除遮罩層130。S500: Perform a fourth etching process to remove the mask layer 130.

向處理腔注入第四工藝氣體進行第四蝕刻工藝,第四工藝氣體在射頻電場的作用下生成對應的第四電漿,透過第四電漿蝕刻並去除遮罩層130,得到如圖7所示的待蝕刻器件W,完成對待蝕刻器件W蝕刻材料層140的高深寬比蝕刻。A fourth process gas is injected into the processing chamber to perform a fourth etching process. The fourth process gas generates a corresponding fourth plasma under the action of the radio frequency electric field. The fourth plasma etches and removes the mask layer 130, resulting in the device W to be etched as shown in FIG. 7 , completing the high aspect ratio etching of the material layer 140 of the device W to be etched.

本實施例中的第四工藝氣體為氧氣和含氟氣體的混合氣體,去除SiON為主的遮罩層130,在此不做贅述。The fourth process gas in this embodiment is a mixed gas of oxygen and fluorine-containing gas, which is used to remove the SiON-based mask layer 130, which will not be described in detail here.

如圖8所示,本發明還提供一種電漿蝕刻裝置2,用於實現本發明的電漿蝕刻方法。As shown in FIG8 , the present invention further provides a plasma etching device 2 for implementing the plasma etching method of the present invention.

電漿蝕刻裝置2包含:處理腔20,多個偏置射頻電源207,控制器230和多個進氣管路220。The plasma etching apparatus 2 includes a processing chamber 20, a plurality of biased RF power supplies 207, a controller 230, and a plurality of gas inlet pipes 220.

處理腔20的內部設有基座205,待蝕刻器件W放置在基座205上。A susceptor 205 is provided inside the processing chamber 20 , and the device W to be etched is placed on the susceptor 205 .

多個偏置射頻電源207用於生成多個偏置射頻訊號並施加在基座205上,多個偏置射頻訊號分別用於在多個蝕刻工藝中控制電漿的能量。本發明中,多個偏置射頻電源包含至少一個低頻偏置射頻電源207a和一個高頻偏置射頻電源207b。Multiple RF bias power supplies 207 are used to generate multiple RF bias signals and apply them to the susceptor 205. The multiple RF bias signals are used to control the energy of the plasma during multiple etching processes. In the present invention, the multiple RF bias power supplies include at least one low-frequency RF bias power supply 207a and one high-frequency RF bias power supply 207b.

控制器230的內部儲存有與多個蝕刻工藝對應的多個工藝時長,以及多個蝕刻工藝的執行順序。控制器230基於蝕刻工藝的工藝時長、執行順序切換對應的偏置射頻電源207進行工作。The controller 230 stores a plurality of process times corresponding to the plurality of etching processes and the execution sequence of the plurality of etching processes. The controller 230 switches the corresponding bias RF power supply 207 to operate based on the process time and execution sequence of the etching process.

多個進氣管路220分別透過多個流量調節閥221氣路連接多個工藝氣體源204。多個工藝氣體源204分別用於在多個蝕刻工藝中向處理腔20內提供對應的工藝氣體。控制器230基於蝕刻工藝打開對應的進氣管路220、調節對應流量調節閥221的閥開度。Multiple inlet lines 220 are connected to multiple process gas sources 204 via multiple flow control valves 221. The multiple process gas sources 204 are used to provide corresponding process gases to the processing chamber 20 during various etching processes. A controller 230 opens corresponding inlet lines 220 and adjusts the valve opening of the corresponding flow control valve 221 based on the etching process.

應理解,上述實施例中各步驟的序號的大小並不意味著執行順序的先後,各過程的執行順序應以其功能和內在邏輯確定,而不應對本發明實施例的實施過程構成任何限定。It should be understood that the order of execution of each step in the above embodiment does not imply the order of execution. The execution order of each process should be determined based on its function and inherent logic, and should not constitute any limitation on the implementation process of the embodiment of the present invention.

以上所述,僅為本發明的具體實施方式,但本發明的保護範圍並不局限於此,任何熟悉本技術領域的技術人員在本發明揭露的技術範圍內,可輕易想到各種等效的修改或替換,這些修改或替換都應涵蓋在本發明的保護範圍之內。因此,本發明的保護範圍應以申請專利範圍的保護範圍為準。The above description is merely a specific embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Any person skilled in the art will readily conceive of various equivalent modifications or substitutions within the technical scope disclosed herein, and such modifications or substitutions should be included within the scope of protection of the present invention. Therefore, the scope of protection of the present invention shall be subject to the scope of protection of the patent application.

1:電漿處理裝置 10:處理腔 101:處理腔側壁 102:內襯 103:工藝氣體注入口 105:基座 108:絕緣視窗 109:開口 112:電感耦合線圈 116:射頻電源 130:遮罩層 140:蝕刻材料層 150:基層 161:第一圖形 162:第二圖形 163:第三圖形 164:第四圖形 2:電漿蝕刻裝置 20:處理腔 204:工藝氣體源 205:基座 207:偏置射頻電源 207a:低頻偏置射頻電源 207b:高頻偏置射頻電源 220:進氣管路 221:流量調節閥 230:控制器 W:待蝕刻器件 S100~S400:步驟 1: Plasma Etching Apparatus 10: Processing Chamber 101: Processing Chamber Wall 102: Liner 103: Process Gas Inlet 105: Base 108: Insulation Window 109: Opening 112: Inductively Coupled Coil 116: RF Power Supply 130: Mask Layer 140: Etching Material Layer 150: Base Layer 161: First Pattern 162: Second Pattern 163: Third Pattern 164: Fourth Pattern 2: Plasma Etching Apparatus 20: Processing Chamber 204: Process Gas Source 205: Base 207: Bias RF Power Supply 207a: Low-frequency bias RF power supply 207b: High-frequency bias RF power supply 220: Inlet pipe 221: Flow regulating valve 230: Controller W: Device to be etched S100-S400: Steps

圖1為一種電漿蝕刻裝置的示意圖; 圖2為本發明實施例一中,電漿蝕刻方法的流程圖; 圖3為本發明實施例一中,進行蝕刻之前的待蝕刻器件的示意圖; 圖4為本發明實施例一中,第一蝕刻工藝完成之後的待蝕刻器件的示意圖; 圖5為本發明實施例一中,第二蝕刻工藝完成之後的待蝕刻器件的示意圖; 圖6為本發明實施例一中,第三蝕刻工藝完成之後的待蝕刻器件的示意圖; 圖7為本發明實施例一中,第四蝕刻工藝完成之後的待蝕刻器件的示意圖; 圖8為本發明的電漿蝕刻裝置的示意圖。 Figure 1 is a schematic diagram of a plasma etching apparatus; Figure 2 is a flow chart of a plasma etching method according to a first embodiment of the present invention; Figure 3 is a schematic diagram of a device to be etched before etching according to the first embodiment of the present invention; Figure 4 is a schematic diagram of the device to be etched after the first etching process according to the first embodiment of the present invention; Figure 5 is a schematic diagram of the device to be etched after the second etching process according to the first embodiment of the present invention; Figure 6 is a schematic diagram of the device to be etched after the third etching process according to the first embodiment of the present invention; Figure 7 is a schematic diagram of the device to be etched after the fourth etching process according to the first embodiment of the present invention; Figure 8 is a schematic diagram of the plasma etching apparatus according to the present invention.

S100~S400:步驟 S100~S400: Steps

Claims (16)

一種電漿蝕刻方法,所述方法在一電漿處理腔內進行,該電漿蝕刻方法包含如下步驟: 提供待蝕刻器件,所述待蝕刻器件包括基層、依次位於所述基層上的蝕刻材料層和遮罩層,所述遮罩層具有第一圖形,所述第一圖形暴露出所述蝕刻材料層的待蝕刻區域; 施加第一低頻偏置射頻訊號至所述處理腔以進行第一蝕刻工藝,在所述蝕刻材料層形成第二圖形,所述第二圖形的蝕刻深度為所述蝕刻材料層厚度的70%~98%; 施加高頻偏置射頻訊號至所述處理腔以進行第二蝕刻工藝,形成蝕刻深度大於或等於蝕刻材料層厚度的第三圖形;所述第三圖形底部的關鍵尺寸達到預設關鍵尺寸;所述關鍵尺寸包括圖形的寬度、直徑中的至少一種; 施加第二低頻偏置射頻訊號至所述處理腔以進行第三蝕刻工藝,形成貫穿所述蝕刻材料層和部分厚度的所述基層的第四圖形,所述第四圖形底部的關鍵尺寸達到預設的關鍵尺寸;所述基層的蝕刻深度小於預設的深度閾值。 A plasma etching method is performed in a plasma processing chamber and comprises the following steps: Providing a device to be etched, the device comprising a base layer, an etching material layer sequentially disposed on the base layer, and a mask layer, the mask layer having a first pattern that exposes the area of the etching material layer to be etched; Applying a first low-frequency biased radio frequency signal to the processing chamber to perform a first etching process, forming a second pattern in the etching material layer, wherein the etching depth of the second pattern is 70% to 98% of the thickness of the etching material layer; A high-frequency bias RF signal is applied to the processing chamber to perform a second etching process, forming a third pattern having an etching depth greater than or equal to the thickness of the etched material layer; a critical dimension at the bottom of the third pattern reaches a preset critical dimension; the critical dimension includes at least one of the width and diameter of the pattern; A second low-frequency bias RF signal is applied to the processing chamber to perform a third etching process, forming a fourth pattern penetrating the etched material layer and a portion of the thickness of the base layer; the critical dimension at the bottom of the fourth pattern reaches a preset critical dimension; the etching depth of the base layer is less than a preset depth threshold. 如請求項1所述的電漿蝕刻方法,其中,所述第一低頻偏置射頻訊號、所述第二低頻偏置射頻訊號的頻率為10kHz~2MHz,所述高頻偏置射頻訊號的頻率為4MHz~15MHz。The plasma etching method of claim 1, wherein the frequencies of the first low-frequency offset RF signal and the second low-frequency offset RF signal are 10 kHz to 2 MHz, and the frequency of the high-frequency offset RF signal is 4 MHz to 15 MHz. 如請求項1所述的電漿蝕刻方法,其中,所述第一低頻偏置射頻訊號、所述第二低頻偏置射頻訊號的頻率相同或不同。The plasma etching method of claim 1, wherein the frequencies of the first low-frequency bias RF signal and the second low-frequency bias RF signal are the same or different. 如請求項1所述的電漿蝕刻方法,其中,所述第四圖形的深寬比範圍為10:1~150:1。The plasma etching method of claim 1, wherein the aspect ratio of the fourth pattern is in the range of 10:1 to 150:1. 如請求項1所述的電漿蝕刻方法,其中,所述遮罩層的材料為氮氧化矽。The plasma etching method as described in claim 1, wherein the material of the mask layer is silicon oxynitride. 如請求項1所述的電漿蝕刻方法,其中,所述蝕刻材料層的材料包括無定形碳、碳化矽、多晶矽、氮化矽中的任一種或多種。The plasma etching method as described in claim 1, wherein the material of the etching material layer includes any one or more of amorphous carbon, silicon carbide, polycrystalline silicon, and silicon nitride. 如請求項1所述的電漿蝕刻方法,其中,所述基層的材料包含二氧化矽、氮化矽中的任一種或多種。The plasma etching method as described in claim 1, wherein the material of the base layer includes any one or more of silicon dioxide and silicon nitride. 如請求項1所述的電漿蝕刻方法,其中,透過蝕刻終點檢測方法或工藝時間控制所述蝕刻深度。The plasma etching method of claim 1, wherein the etching depth is controlled by an etching endpoint detection method or process time. 如請求項1所述的電漿蝕刻方法,其中,所述第一圖形包括溝槽和/或孔洞。The plasma etching method of claim 1, wherein the first pattern comprises trenches and/or holes. 如請求項1所述的電漿蝕刻方法,其中,所述第三蝕刻工藝結束後,進行第四蝕刻工藝以去除所述遮罩層。The plasma etching method as described in claim 1, wherein after the third etching process is completed, a fourth etching process is performed to remove the mask layer. 如請求項1所述的電漿蝕刻方法,其中,向所述處理腔內注入第一工藝氣體進行所述第一蝕刻工藝,所述第一工藝氣體中的含硫氣體與含氧氣體的流量比為第一流量比,所述第一流量比小於或等於1:5。The plasma etching method as described in claim 1, wherein a first process gas is injected into the processing chamber to perform the first etching process, and the flow ratio of the sulfur-containing gas to the oxygen-containing gas in the first process gas is a first flow ratio, and the first flow ratio is less than or equal to 1:5. 如請求項11所述的電漿蝕刻方法,其中,向所述處理腔內注入第二工藝氣體進行所述第二蝕刻工藝,所述第二工藝氣體中的含硫氣體與含氧氣體的流量比為第二流量比,所述第二流量比小於所述第一流量比;向所述處理腔內注入第三工藝氣體進行所述第三蝕刻工藝,所述第三工藝氣體中的含硫氣體與含氧氣體的流量比記為第三流量比,所述第三流量比小於所述第一流量比。A plasma etching method as described in claim 11, wherein a second process gas is injected into the processing chamber to perform the second etching process, the flow ratio of the sulfur-containing gas to the oxygen-containing gas in the second process gas is a second flow ratio, and the second flow ratio is less than the first flow ratio; a third process gas is injected into the processing chamber to perform the third etching process, the flow ratio of the sulfur-containing gas to the oxygen-containing gas in the third process gas is a third flow ratio, and the third flow ratio is less than the first flow ratio. 一種電漿蝕刻裝置,用於實現如請求項1至12任一項所述的電漿蝕刻方法,所述電漿蝕刻裝置包含: 處理腔,其內部設有基座,待蝕刻器件放置在所述基座上; 多個偏置射頻電源,用於生成多個偏置射頻訊號並施加在所述基座上;所述多個偏置射頻訊號分別用於在多個蝕刻工藝中控制電漿的能量; 控制器,基於所述蝕刻工藝切換對應的偏置射頻電源進行工作。 A plasma etching apparatus for implementing the plasma etching method according to any one of claims 1 to 12, comprising: a processing chamber having a susceptor disposed therein, on which a device to be etched is placed; a plurality of bias RF power supplies for generating a plurality of bias RF signals and applying them to the susceptor; the plurality of bias RF signals being used to control plasma energy in a plurality of etching processes; a controller for switching the corresponding bias RF power supply based on the etching process. 如請求項13所述的電漿蝕刻裝置,其中,所述多個偏置射頻訊號包含至少一個低頻偏置射頻訊號和至少一個高頻偏置射頻訊號。The plasma etching apparatus of claim 13, wherein the plurality of bias RF signals include at least one low-frequency bias RF signal and at least one high-frequency bias RF signal. 如請求項13所述的電漿蝕刻裝置,其中,所述控制器的內部儲存有與所述多個蝕刻工藝對應的多個工藝時長,以及所述多個蝕刻工藝的執行順序;所述控制器基於所述工藝時長、所述執行順序切換對應的偏置射頻電源進行工作。The plasma etching device as described in claim 13, wherein the controller internally stores multiple process durations corresponding to the multiple etching processes and the execution sequence of the multiple etching processes; the controller switches the corresponding biased RF power supply based on the process durations and the execution sequence to operate. 如請求項13所述的電漿蝕刻裝置,還包含多個進氣管路,可分別氣路連接多個工藝氣體源,所述多個工藝氣體源分別用於在所述多個蝕刻工藝中向所述處理腔內提供對應的工藝氣體;所述控制器基於所述蝕刻工藝打開對應的所述進氣管路。The plasma etching device as described in claim 13 further includes multiple air inlet pipes, which can be respectively connected to multiple process gas sources, and the multiple process gas sources are respectively used to provide corresponding process gases to the processing chamber in the multiple etching processes; the controller opens the corresponding air inlet pipes based on the etching process.
TW113111766A 2023-05-06 2024-03-28 Plasma etching method and etching apparatus TWI899920B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN2023105061585 2023-05-06
CN202310506158.5A CN118919407A (en) 2023-05-06 2023-05-06 Plasma etching method and etching device

Publications (2)

Publication Number Publication Date
TW202445674A TW202445674A (en) 2024-11-16
TWI899920B true TWI899920B (en) 2025-10-01

Family

ID=93303876

Family Applications (1)

Application Number Title Priority Date Filing Date
TW113111766A TWI899920B (en) 2023-05-06 2024-03-28 Plasma etching method and etching apparatus

Country Status (2)

Country Link
CN (1) CN118919407A (en)
TW (1) TWI899920B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119182310B (en) * 2024-11-14 2025-09-16 中微半导体设备(上海)股份有限公司 Semiconductor processing equipment and DC voltage signal control system thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050282394A1 (en) * 2004-06-16 2005-12-22 Tokyo Electron Limited Method for manufacturing a semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050282394A1 (en) * 2004-06-16 2005-12-22 Tokyo Electron Limited Method for manufacturing a semiconductor device

Also Published As

Publication number Publication date
TW202445674A (en) 2024-11-16
CN118919407A (en) 2024-11-08

Similar Documents

Publication Publication Date Title
US12154792B2 (en) Plasma etching method
TWI665726B (en) Plasma etching emthod and plasma etching device
JP5087271B2 (en) Plasma etching method using periodic modulation of gas chemical reaction
JP4073204B2 (en) Etching method
JP2007287902A (en) Dry etching method
JP2010140944A (en) Plasma etching device and plasma cleaning method
TWI766866B (en) Etching method
JP5064319B2 (en) Plasma etching method, control program, and computer storage medium
JP7257883B2 (en) Plasma processing method and plasma processing apparatus
TWI899920B (en) Plasma etching method and etching apparatus
JP4351806B2 (en) Improved technique for etching using a photoresist mask.
JP2001168086A (en) Semiconductor device manufacturing method and manufacturing apparatus
JPWO2003030239A1 (en) Silicon substrate etching method and etching apparatus
KR100564169B1 (en) Method and apparatus for etching si
JP5878091B2 (en) Etching method
US7405162B2 (en) Etching method and computer-readable storage medium
JP2016207753A (en) Plasma etching method
TWI812575B (en) Plasma treatment method
Kim et al. Effects of bias pulsing on etching of SiO2 pattern in capacitively-coupled plasmas for nano-scale patterning of multi-level hard masks
CN118280830A (en) Etching method and etching system
JP3172340B2 (en) Plasma processing equipment
JP2917993B1 (en) Dry etching method
US12469711B2 (en) Etching method
JP4436463B2 (en) Etching chamber apparatus having three independent control electrodes
JP4473051B2 (en) Etching apparatus and etching method