[go: up one dir, main page]

TWI885615B - Circuit substrate, circuit board and manufacturing method for circuit board - Google Patents

Circuit substrate, circuit board and manufacturing method for circuit board Download PDF

Info

Publication number
TWI885615B
TWI885615B TW112146427A TW112146427A TWI885615B TW I885615 B TWI885615 B TW I885615B TW 112146427 A TW112146427 A TW 112146427A TW 112146427 A TW112146427 A TW 112146427A TW I885615 B TWI885615 B TW I885615B
Authority
TW
Taiwan
Prior art keywords
circuit
dielectric
circuit substrate
layer
sidewall
Prior art date
Application number
TW112146427A
Other languages
Chinese (zh)
Other versions
TW202523022A (en
Inventor
傅志杰
李澤杰
Original Assignee
大陸商宏啟勝精密電子(秦皇島)有限公司
大陸商鵬鼎控股(深圳)股份有限公司
鵬鼎科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商宏啟勝精密電子(秦皇島)有限公司, 大陸商鵬鼎控股(深圳)股份有限公司, 鵬鼎科技股份有限公司 filed Critical 大陸商宏啟勝精密電子(秦皇島)有限公司
Priority to TW112146427A priority Critical patent/TWI885615B/en
Application granted granted Critical
Publication of TW202523022A publication Critical patent/TW202523022A/en
Publication of TWI885615B publication Critical patent/TWI885615B/en

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

A circuit substrate is divided into a main region and a plurality of bending regions, and the bending regions are adjacent to the main region. The circuit substrate includes a foldable circuit layer and a dielectric layer. The foldable circuit layer extends from the main region to the bending regions. The dielectric layer is disposed on the foldable circuit layer. The dielectric layer includes a first dielectric portion and a plurality of second dielectric portions, the first dielectric portion is disposed on the main region, and the second dielectric portions are disposed on the bending regions. Each of the second dielectric portions has a first sidewall facing to the first dielectric portion, a second sidewall opposite to the first sidewall, and a width between the first sidewall and the second sidewall, in which the widths of the second dielectric portions are equal to each other.

Description

電路基板、電路板以及電路板的製造方法Circuit substrate, circuit board, and method for manufacturing circuit board

本發明是關於一種電路基板、一種電路板以及一種電路板的製造方法。The present invention relates to a circuit substrate, a circuit board and a method for manufacturing the circuit board.

目前已有將多個電路板堆疊而成的堆疊結構,而在這種堆疊結構中,已裝有電子元件的下層電路板以及上層電路板之間會設置支撐框,以使下層電路板與上層電路板之間能形成可以容納電子元件的空間,其中此支撐框通常是由金屬材料所製成,並且焊接於前述上層電路板與下層電路板,以使上下兩層電路板可以彼此電性連接。Currently, there is a stacking structure formed by stacking multiple circuit boards. In this stacking structure, a support frame is set between the lower circuit board with electronic components installed and the upper circuit board to form a space for accommodating the electronic components between the lower circuit board and the upper circuit board. The support frame is usually made of metal material and welded to the upper circuit board and the lower circuit board so that the upper and lower circuit boards can be electrically connected to each other.

然而,上述支撐框完全包圍下層電路板上的電子元件,以使電子元件被密封於封閉的空間,導致電子元件所產生的熱能不易散逸到外界環境,從而影響電子元件的效能。其次,支撐框通常會焊接於上層電路板與下層電路板,所以需要進行至少兩次焊接流程才能將支撐框設置於上下兩層電路板之間,不利於提升產能(throughput)。鑑於上述,目前亟需發展出一種電路板及其製造方法以克服上述缺點。However, the support frame completely surrounds the electronic components on the lower circuit board so that the electronic components are sealed in a closed space, which makes it difficult for the heat generated by the electronic components to dissipate to the outside environment, thereby affecting the performance of the electronic components. Secondly, the support frame is usually welded to the upper circuit board and the lower circuit board, so at least two welding processes are required to set the support frame between the upper and lower circuit boards, which is not conducive to improving throughput. In view of the above, it is currently urgent to develop a circuit board and a manufacturing method thereof to overcome the above shortcomings.

本發明所提供的電路基板具有向外凸出的多個彎折區域,此些彎折區域用於彎折並當作電路基板與另一電路基板之間的支撐結構。本發明的電路板中的支撐結構是由下層的電路基板的彎折區域向上彎折而形成,且支撐結構具有電路結構,因此,上層的電路基板可以透過支撐結構與下層的電路基板進行電性連接,由此可以提高電路板的集成度。此外,本案可只用一次回焊製程來電性連接上層的電路基板與下層的電路基板,可以提高產能並減少製造成本。同時,本案上層與下層的電路基板連接之間存在間隙,有利於電子元件的散熱。The circuit substrate provided by the present invention has a plurality of bending areas protruding outward, and these bending areas are used for bending and serving as a supporting structure between the circuit substrate and another circuit substrate. The supporting structure in the circuit board of the present invention is formed by bending the bending area of the lower circuit substrate upward, and the supporting structure has a circuit structure, so the upper circuit substrate can be electrically connected to the lower circuit substrate through the supporting structure, thereby improving the integration of the circuit board. In addition, the present case can electrically connect the upper circuit substrate and the lower circuit substrate with only one reflow process, which can improve production capacity and reduce manufacturing costs. At the same time, there is a gap between the connection between the upper and lower circuit substrates in the present case, which is beneficial to the heat dissipation of electronic components.

本發明至少一實施例所提供的電路基板劃分為主體區域與多個彎折區域,其中多個彎折區域鄰接主體區域,電路基板包含可彎折線路層及介電層。可彎折線路層從主體區域延伸至多個彎折區域。介電層設置於可彎折線路層上,其中介電層包含第一介電部分與多個第二介電部分,第一介電部分位於主體區域,而多個第二介電部分分別位於多個彎折區域。其中多個第二介電部分中每一者具有面對第一介電部分的第一側壁、與第一側壁相對的第二側壁以及位於第一側壁與第二側壁之間的寬度,其中多個第二介電部分的多個寬度彼此相等。其中第一介電部分、多個第二介電部分與可彎折線路層定義出多個凹槽,而多個凹槽中每一者位於相鄰的第一介電部分與第二介電部分的第一側壁之間。The circuit substrate provided by at least one embodiment of the present invention is divided into a main area and a plurality of bending areas, wherein the plurality of bending areas are adjacent to the main area, and the circuit substrate includes a bendable circuit layer and a dielectric layer. The bendable circuit layer extends from the main area to the plurality of bending areas. The dielectric layer is disposed on the bendable circuit layer, wherein the dielectric layer includes a first dielectric portion and a plurality of second dielectric portions, wherein the first dielectric portion is located in the main area, and the plurality of second dielectric portions are respectively located in the plurality of bending areas. Each of the plurality of second dielectric portions has a first sidewall facing the first dielectric portion, a second sidewall opposite to the first sidewall, and a width between the first sidewall and the second sidewall, wherein the plurality of widths of the plurality of second dielectric portions are equal to each other. The first dielectric part, the plurality of second dielectric parts and the bendable circuit layer define a plurality of grooves, and each of the plurality of grooves is located between the first sidewalls of the adjacent first dielectric part and the second dielectric part.

在本發明至少一實施例中,第一介電部分具有第一階梯狀側壁,而第一側壁具有第二階梯狀側壁,第一階梯狀側壁面對第二階梯狀側壁。In at least one embodiment of the present invention, the first dielectric portion has a first stepped sidewall, and the first sidewall has a second stepped sidewall, and the first stepped sidewall faces the second stepped sidewall.

在本發明至少一實施例中,多個凹槽中每一者的寬度沿著從可彎折線路層朝向介電層的方向而漸寬。In at least one embodiment of the present invention, the width of each of the plurality of grooves gradually widens along a direction from the bendable circuit layer toward the dielectric layer.

本發明至少一實施例所提供的電路板包含第一電路基板、多個支撐結構以及第二電路基板。第一電路基板包含介電層與可彎折線路層,且介電層設置於可彎折線路層上方。多個支撐結構設置於第一電路基板上方,可彎折線路層包含位於第一電路基板中的第一線路部分以及位於多個支撐結構的多個第二線路部分,其中第一線路部分連接多個第二線路部分,而多個第二線路部分中每一者從第一線路部分延伸至支撐結構,其中第一線路部分與第二線路部分不共平面。第二電路基板覆蓋多個支撐結構與第一電路基板,並透過多個支撐結構與第一電路基板電性連接。The circuit board provided by at least one embodiment of the present invention includes a first circuit substrate, a plurality of supporting structures, and a second circuit substrate. The first circuit substrate includes a dielectric layer and a bendable circuit layer, and the dielectric layer is disposed above the bendable circuit layer. The plurality of supporting structures are disposed above the first circuit substrate, and the bendable circuit layer includes a first circuit portion located in the first circuit substrate and a plurality of second circuit portions located in the plurality of supporting structures, wherein the first circuit portion is connected to the plurality of second circuit portions, and each of the plurality of second circuit portions extends from the first circuit portion to the supporting structure, wherein the first circuit portion and the second circuit portion are not coplanar. The second circuit substrate covers the plurality of supporting structures and the first circuit substrate, and is electrically connected to the first circuit substrate through the plurality of supporting structures.

在本發明至少一實施例中,介電層包含具有第一階梯狀側壁的第一介電部分以及具有第二階梯狀側壁的第二介電部分,其中當可彎折線路層翻折時,第一階梯狀側壁銜接第二階梯狀側壁。In at least one embodiment of the present invention, the dielectric layer includes a first dielectric portion having a first stepped sidewall and a second dielectric portion having a second stepped sidewall, wherein when the bendable circuit layer is folded, the first stepped sidewall is connected to the second stepped sidewall.

在本發明至少一實施例中,電路板進一步包含接合材料,其中接合材料設置於多個支撐結構與第二電路基板之間。In at least one embodiment of the present invention, the circuit board further includes a bonding material, wherein the bonding material is disposed between the plurality of supporting structures and the second circuit substrate.

在本發明至少一實施例中,多個支撐結構中每一者的頂部包含導通線路層,導通線路層電性連接第二電路基板。In at least one embodiment of the present invention, the top of each of the plurality of supporting structures includes a conductive circuit layer, and the conductive circuit layer is electrically connected to the second circuit substrate.

在本發明至少一實施例中,多個支撐結構中每一者的內壁具有導通線路層,導通線路層電性連接可彎折線路層。In at least one embodiment of the present invention, the inner wall of each of the plurality of supporting structures has a conductive circuit layer, and the conductive circuit layer is electrically connected to the bendable circuit layer.

在本發明至少一實施例中,第一電路基板、第二電路基板以及多個支撐結構之間具有多個間隙,其中每一個間隙位於相鄰兩個支撐結構之間,並連通於第一電路基板與第二電路基板之間的容置空間。In at least one embodiment of the present invention, a plurality of gaps are provided between the first circuit substrate, the second circuit substrate and the plurality of supporting structures, wherein each gap is located between two adjacent supporting structures and is connected to the accommodation space between the first circuit substrate and the second circuit substrate.

本發明至少一實施例所提供的電路板的製造方法包含以下步驟:提供第一電路基板,其中第一電路基板劃分為主體區域與多個彎折區域,多個彎折區域鄰接主體區域,第一電路基板包含介電層與可彎折線路層,介電層設置於可彎折線路層上方,可彎折線路層從主體區域延伸至多個彎折區域;翻折多個彎折區域至主體區域,其中可彎折線路層的第一線路部分位於第一電路基板的最外層,且可彎折線路層中每一者的第二線路部分位於多個支撐結構的外壁面,以使第一線路部分與第二線路部分不共平面;設置第二電路基板於第一電路基板上,其中第二電路基板覆蓋多個支撐結構與第一電路基板,並透過多個支撐結構與第一電路基板電性連接。The manufacturing method of the circuit board provided by at least one embodiment of the present invention comprises the following steps: providing a first circuit substrate, wherein the first circuit substrate is divided into a main area and a plurality of bending areas, the plurality of bending areas are adjacent to the main area, the first circuit substrate comprises a dielectric layer and a bendable circuit layer, the dielectric layer is arranged above the bendable circuit layer, the bendable circuit layer extends from the main area to the plurality of bending areas; folding the plurality of bending areas to the main area , wherein the first circuit portion of the bendable circuit layer is located at the outermost layer of the first circuit substrate, and the second circuit portion of each of the bendable circuit layers is located on the outer wall surface of multiple supporting structures, so that the first circuit portion and the second circuit portion are not coplanar; a second circuit substrate is arranged on the first circuit substrate, wherein the second circuit substrate covers the multiple supporting structures and the first circuit substrate, and is electrically connected to the first circuit substrate through the multiple supporting structures.

在本發明至少一實施例中,電路板的製造方法更包含:在彎折多個彎折區域至主體區域之前,安裝電子元件於第一電路基板的上表面上。In at least one embodiment of the present invention, the method for manufacturing a circuit board further includes: before bending the plurality of bending regions to the main region, mounting electronic components on the upper surface of the first circuit substrate.

在本發明至少一實施例中,電路板的製造方法更包含:在彎折多個彎折區域至主體區域之後,利用點膠材料固定多個支撐結構於第一電路基板的上表面上。In at least one embodiment of the present invention, the manufacturing method of the circuit board further includes: after bending the plurality of bending regions to the main region, fixing the plurality of supporting structures on the upper surface of the first circuit substrate by using a glue material.

在以下的內文中,為了清楚呈現本案的技術特徵,圖式中的元件(例如電路基板、介電層與可彎折線路層等)的尺寸(例如長度、寬度、厚度與深度)會以不等比例的方式放大,而且有的元件數量會減少。因此,下文實施例的說明與解釋不受限於圖式中的元件數量以及元件所呈現的尺寸與形狀,而應涵蓋如實際製程及/或公差所導致的尺寸、形狀以及兩者的偏差。例如,圖式所示的平坦表面可以具有粗糙及/或非線性的特徵,而圖式所示的銳角可以是圓的。所以,本案圖式所呈示的元件主要是用於示意,並非旨在精準地描繪出元件的實際形狀,也非用於限制本案的申請專利範圍。In the following text, in order to clearly present the technical features of the present invention, the dimensions (e.g., length, width, thickness, and depth) of the components (e.g., circuit substrates, dielectric layers, and bendable circuit layers, etc.) in the drawings will be enlarged in unequal proportions, and the number of some components will be reduced. Therefore, the description and explanation of the embodiments below are not limited to the number of components in the drawings and the dimensions and shapes presented by the components, but should cover the dimensions, shapes, and deviations therefrom caused by actual processes and/or tolerances. For example, the flat surface shown in the drawings may have rough and/or nonlinear features, and the sharp corners shown in the drawings may be rounded. Therefore, the components presented in the drawings of the present invention are mainly used for illustration, and are not intended to accurately depict the actual shape of the components, nor are they intended to limit the scope of the patent application of the present invention.

除此之外,空間相對用語如「下面」、「下方」、「低於」、「上面」、「上方」及其他類似的用語,在此是為了方便描述圖中的一個元件或特徵和另一個元件或特徵的關係。空間相對用語除了涵蓋圖中所描繪的方位外,該用語更涵蓋裝置在使用或操作時的其他方位。也就是說,當該裝置的方位與圖式不同(旋轉90度或在其他方位)時,在本揭示中所使用的空間相對用語同樣可相應地進行解釋。In addition, spatially relative terms such as "below", "below", "lower than", "above", "above" and other similar terms are used here to conveniently describe the relationship between one element or feature in the figure and another element or feature. In addition to covering the orientation depicted in the figure, the spatially relative terms also cover other orientations of the device when in use or operation. In other words, when the orientation of the device is different from the figure (rotated 90 degrees or in other orientations), the spatially relative terms used in this disclosure can also be interpreted accordingly.

將理解的是,儘管這裡可以使用「第一」、「第二」等術語來描述各種元件,但是這些元件不應受到這些術語的限制。這些術語僅用於將一個元件與另一個元件區分開來。例如,在不脫離實施方式的範疇的情況下,第一元件可以被稱為第二元件,並且類似地,第二元件可以被稱為第一元件。如本文所使用的,術語「及/或」包括一個或多個相關列出的項目的任何和所有組合。It will be understood that although the terms "first," "second," etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element may be referred to as a second element, and similarly, a second element may be referred to as a first element, without departing from the scope of the embodiments. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.

圖1至圖6為根據本發明一實施例的電路板100(請參考圖6)於製程各個階段中的立體示意圖。請參考圖1,電路基板110劃分為主體區域MR與多個彎折區域BR,多個彎折區域BR鄰接主體區域MR。詳細來說,多個彎折區域BR分別位於主體區域MR的周圍。可以理解的是,多個彎折區域BR向外凸出於主體區域MR的側邊界,且多個彎折區域BR的長度小於主體區域MR的邊界的長度。例如,在本實施例中,各個彎折區域BR的形狀為條狀,而主體區域MR可凸出於各個彎折區域BR的兩端,如圖1所示。電路基板110沿著XY平面延伸,並具有沿著方向Z延伸的厚度。1 to 6 are three-dimensional schematic diagrams of a circuit board 100 (please refer to FIG. 6 ) according to an embodiment of the present invention at various stages of the manufacturing process. Referring to FIG. 1 , the circuit substrate 110 is divided into a main region MR and a plurality of bending regions BR, and the plurality of bending regions BR are adjacent to the main region MR. In detail, the plurality of bending regions BR are respectively located around the main region MR. It can be understood that the plurality of bending regions BR protrude outward from the side boundaries of the main region MR, and the length of the plurality of bending regions BR is less than the length of the boundary of the main region MR. For example, in the present embodiment, the shape of each bending region BR is a strip, and the main region MR may protrude from both ends of each bending region BR, as shown in FIG. 1 . The circuit substrate 110 extends along the XY plane and has a thickness extending along the Z direction.

須說明的是,圖1至圖6所示的圖式僅用於說明主體區域MR、彎折區域BR與各個元件之相對位置,主體區域MR及彎折區域BR中的各層結構以及形成於主體區域MR與彎折區域BR之間的凹槽之詳細描述將於圖7A、圖7B、圖8A及圖8B呈現。It should be noted that the diagrams shown in Figures 1 to 6 are only used to illustrate the relative positions of the main region MR, the bending region BR and each component. The detailed description of the various layer structures in the main region MR and the bending region BR and the groove formed between the main region MR and the bending region BR will be presented in Figures 7A, 7B, 8A and 8B.

圖7A為根據本發明一實施例的圖1的線A-A’的局部剖面示意圖。電路基板110包含介電層112、114和116與可彎折線路層118。介電層112、114和116設置於可彎折線路層118上方。詳細來說,介電層112、114和116包含第一介電部分112a、114a和116a與第二介電部分112b、114b和116b。第一介電部分112a、114a和116a位於主體區域MR,而第二介電部分112b、114b和116b位於彎折區域BR。FIG7A is a partial cross-sectional schematic diagram of the line A-A' of FIG1 according to an embodiment of the present invention. The circuit substrate 110 includes dielectric layers 112, 114, and 116 and a bendable circuit layer 118. The dielectric layers 112, 114, and 116 are disposed above the bendable circuit layer 118. In detail, the dielectric layers 112, 114, and 116 include first dielectric portions 112a, 114a, and 116a and second dielectric portions 112b, 114b, and 116b. The first dielectric portions 112a, 114a, and 116a are located in the main region MR, and the second dielectric portions 112b, 114b, and 116b are located in the bend region BR.

如圖7A所示,可彎折線路層118包含第一線路部分118a與第二線路部分118b,第一線路部分118a連接第二線路部分118b,且可彎折線路層118從主體區域MR延伸至彎折區域BR。在一些實施例中,可彎折線路層118可例如是由1層或至少2層的銅箔所形成。在其他實施例中,可彎折線路層118可例如是軟性電路板(flexible circuit board;FCB)的線路層。因此,圖7A中的可彎折線路層118的下方可以設置軟性基板,其中此軟性基板可由高分子材料,例如聚醯亞胺(polyimide;PI),所製成。As shown in FIG7A , the bendable circuit layer 118 includes a first circuit portion 118a and a second circuit portion 118b, the first circuit portion 118a is connected to the second circuit portion 118b, and the bendable circuit layer 118 extends from the main region MR to the bending region BR. In some embodiments, the bendable circuit layer 118 may be, for example, formed by 1 layer or at least 2 layers of copper foil. In other embodiments, the bendable circuit layer 118 may be, for example, a circuit layer of a flexible circuit board (FCB). Therefore, a flexible substrate may be disposed below the bendable circuit layer 118 in FIG7A , wherein the flexible substrate may be made of a polymer material, such as polyimide (PI).

如圖7A所示,第二介電部分112b、114b和116b具有第一側壁112bs1、114bs1和116bs1以及第二側壁112bs2、114bs2和116bs2。第一側壁112bs1、114bs1和116bs1面對第一介電部分112a、114a和116a的第一側壁112as1、114as1和116as1。7A, the second dielectric portions 112b, 114b, and 116b have first sidewalls 112bs1, 114bs1, and 116bs1 and second sidewalls 112bs2, 114bs2, and 116bs2. The first sidewalls 112bs1, 114bs1, and 116bs1 face the first sidewalls 112as1, 114as1, and 116as1 of the first dielectric portions 112a, 114a, and 116a.

請同時參考圖1和圖7A,第二介電部分112b的第一側壁112bs1與第二側壁112bs2之間具有寬度W,其中多個第二介電部分的多個寬度彼此相等。換句話說,請參考圖1,四個彎折區域BR中的寬度W彼此相等。1 and 7A, the first sidewall 112bs1 and the second sidewall 112bs2 of the second dielectric portion 112b have a width W, wherein the widths of the plurality of second dielectric portions are equal to each other. In other words, referring to FIG. 1, the widths W in the four bending regions BR are equal to each other.

請再次參考圖7A,第一介電部分112a、114a和116a、第二介電部分112b、114b和116b與可彎折線路層118定義出凹槽R(未於圖1中繪示出)。凹槽R位於第一介電部分112a、114a和116a的第一側壁112as1、114as1和116as1與第二介電部分112b、114b和116b的第一側壁112bs1、114bs1和116bs1之間。凹槽R的寬度沿著從可彎折線路層118朝向介電層112、114和116的方向而漸寬,如圖7A所示。換句話說,第一側壁112as1與第一側壁112bs1之間的寬度(即距離)小於第一側壁114as1與第一側壁114bs1之間的寬度(即距離),且第一側壁114as1與第一側壁114bs1之間的寬度(即距離)小於第一側壁116as1與第一側壁116bs1之間的寬度(即距離)。Referring again to FIG. 7A , the first dielectric portions 112a, 114a, and 116a, the second dielectric portions 112b, 114b, and 116b, and the flexible circuit layer 118 define a groove R (not shown in FIG. 1 ). The groove R is located between the first sidewalls 112as1, 114as1, and 116as1 of the first dielectric portions 112a, 114a, and 116a and the first sidewalls 112bs1, 114bs1, and 116bs1 of the second dielectric portions 112b, 114b, and 116b. The width of the groove R gradually widens in a direction from the flexible circuit layer 118 toward the dielectric layers 112, 114, and 116, as shown in FIG. 7A . In other words, the width (i.e., distance) between the first sidewall 112as1 and the first sidewall 112bs1 is smaller than the width (i.e., distance) between the first sidewall 114as1 and the first sidewall 114bs1, and the width (i.e., distance) between the first sidewall 114as1 and the first sidewall 114bs1 is smaller than the width (i.e., distance) between the first sidewall 116as1 and the first sidewall 116bs1.

如圖7A所示,第一介電部分112a、114a和116a的第一側壁112as1、114as1和116as1具有第一階梯狀側壁。第二介電部分112b、114b和116b的第一側壁112bs1、114bs1和116bs1具有第二階梯狀側壁。第一階梯狀側壁面對第二階梯狀側壁。換句話說,第一階梯狀側壁是由第一側壁112as1、114as1和116as1所構成,而第二階梯狀側壁是由第一側壁112bs1、114bs1和116bs1所構成。As shown in FIG. 7A , the first sidewalls 112as1, 114as1, and 116as1 of the first dielectric portions 112a, 114a, and 116a have a first stepped sidewall. The first sidewalls 112bs1, 114bs1, and 116bs1 of the second dielectric portions 112b, 114b, and 116b have a second stepped sidewall. The first stepped sidewall faces the second stepped sidewall. In other words, the first stepped sidewall is formed by the first sidewalls 112as1, 114as1, and 116as1, and the second stepped sidewall is formed by the first sidewalls 112bs1, 114bs1, and 116bs1.

在其他實施例中,電路基板110可以只包含一層介電層。例如,圖7A中的電路基板110可以只包括介電層112,而圖7A中的介電層114與116可以省略。因此,電路基板110所包括的介電層的數量可以僅為一層,不限制是多層。此外,在介電層數量僅為一層的實施例中,此介電層也可具有階梯狀側壁,所以第一與第二階梯狀側壁不限制是由多個介電層的側壁所構成。在介電層數量僅為一層的實施例中,此介電層可以不具有階梯狀側壁,即第一介電部分112a的第一側壁112as1以及第二介電部分112b的第一側壁112bs1皆為垂直的側壁。In other embodiments, the circuit substrate 110 may include only one dielectric layer. For example, the circuit substrate 110 in FIG. 7A may include only the dielectric layer 112, and the dielectric layers 114 and 116 in FIG. 7A may be omitted. Therefore, the number of dielectric layers included in the circuit substrate 110 may be only one layer, and is not limited to multiple layers. In addition, in the embodiment in which the number of dielectric layers is only one layer, the dielectric layer may also have stepped sidewalls, so the first and second stepped sidewalls are not limited to being composed of the sidewalls of multiple dielectric layers. In the embodiment where the number of the dielectric layer is only one, the dielectric layer may not have a stepped sidewall, that is, the first sidewall 112as1 of the first dielectric portion 112a and the first sidewall 112bs1 of the second dielectric portion 112b are both vertical sidewalls.

請參考圖2,安裝電子元件120於電路基板110的上表面ts上。電子元件120可例如是電容、電阻、電感、中央處理單元(central processing unit;CPU)及/或圖形處理單元(graphics processing unit;GPU),但不限於此。可以理解的是,電子元件120的尺寸、數量及排列方式不限於圖2所繪示,電子元件120的其他尺寸、數量及排列方式也包含在本發明的實施例中。Referring to FIG. 2 , an electronic component 120 is mounted on the upper surface ts of the circuit substrate 110. The electronic component 120 may be, for example, a capacitor, a resistor, an inductor, a central processing unit (CPU) and/or a graphics processing unit (GPU), but is not limited thereto. It is understood that the size, quantity and arrangement of the electronic component 120 are not limited to those shown in FIG. 2 , and other sizes, quantities and arrangements of the electronic component 120 are also included in the embodiments of the present invention.

請參考圖3,翻折多個彎折區域BR(請參考圖2)至主體區域MR。圖7B為根據本發明一實施例的圖3的線B-B’的局部剖面示意圖。Please refer to Fig. 3, a plurality of bending regions BR (please refer to Fig. 2) are folded to the main region MR. Fig. 7B is a partial cross-sectional schematic diagram of the line B-B' of Fig. 3 according to an embodiment of the present invention.

詳細來說,請同時參考圖3、圖7A和圖7B,旋轉彎折區域BR約90度至主體區域MR之後,原本的第二介電部分112b、114b和116b以及第二線路部分118b形成位於主體區域MR的支撐結構SS。In detail, please refer to FIG. 3, FIG. 7A and FIG. 7B simultaneously. After the bending region BR is rotated about 90 degrees to the main region MR, the original second dielectric portions 112b, 114b and 116b and the second circuit portion 118b form a support structure SS located in the main region MR.

請參考圖7B,可彎折線路層118的第一線路部分118a位於電路基板110的最外層,且可彎折線路層118的第二線路部分118b位於支撐結構SS的外壁面,以使第一線路部分118a與第二線路部分118b不共平面。也就是說,第一線路部分118a為沿著XY平面延伸的結構,而第二線路部分118b為沿著YZ平面延伸的結構。可以理解的是,本文所述之支撐結構SS包含第二介電部分112b、114b和116b以及第二線路部分118b。Referring to FIG. 7B , the first circuit portion 118a of the bendable circuit layer 118 is located at the outermost layer of the circuit substrate 110, and the second circuit portion 118b of the bendable circuit layer 118 is located at the outer wall surface of the support structure SS, so that the first circuit portion 118a and the second circuit portion 118b are not coplanar. In other words, the first circuit portion 118a is a structure extending along the XY plane, and the second circuit portion 118b is a structure extending along the YZ plane. It can be understood that the support structure SS described herein includes the second dielectric portions 112b, 114b and 116b and the second circuit portion 118b.

仍參考圖7B,由於第一介電部分112a、114a和116a的第一側壁112as1、114as1和116as1具有第一階梯狀側壁,且第二介電部分112b、114b和116b的第一側壁112bs1、114bs1和116bs1具有第二階梯狀側壁,所以在彎折區域BR翻摺約90度之後,第一階梯狀側壁銜接(engage)第二階梯狀側壁。換句話說,第一階梯狀側壁與第二階梯狀側壁彼此相互配合,第一介電部分112a、114a和116a與支撐結構SS使得具有緊密接觸的結構。Still referring to FIG. 7B , since the first sidewalls 112as1, 114as1, and 116as1 of the first dielectric parts 112a, 114a, and 116a have a first stepped sidewall, and the first sidewalls 112bs1, 114bs1, and 116bs1 of the second dielectric parts 112b, 114b, and 116b have a second stepped sidewall, after the bending area BR is folded about 90 degrees, the first stepped sidewall engages with the second stepped sidewall. In other words, the first stepped sidewall and the second stepped sidewall cooperate with each other, and the first dielectric parts 112a, 114a, and 116a and the supporting structure SS have a structure in close contact.

可以理解的是,支撐結構SS的高度取決於第二介電部分112b的寬度W(請參考圖7A)。可根據電路板的實際需求而調整第二介電部分112b的寬度W(即,支撐結構SS的高度)。It is understood that the height of the support structure SS depends on the width W of the second dielectric portion 112b (see FIG. 7A ). The width W of the second dielectric portion 112b (ie, the height of the support structure SS) can be adjusted according to actual requirements of the circuit board.

請參考圖4,在彎折多個彎折區域BR(請參考圖2)至主體區域MR之後,利用點膠材料130固定多個支撐結構SS於電路基板110的上表面ts上。點膠材料130可例如是樹脂材料。點膠材料130可以避免第二介電部分112b、114b和116b(請參考圖7B)被堆疊後而變形,同時也可以避免第二介電部分112b、114b和116b翻回到如圖7B之平面型態。Referring to FIG. 4 , after bending the plurality of bending regions BR (see FIG. 2 ) to the main region MR, the plurality of supporting structures SS are fixed on the upper surface ts of the circuit substrate 110 using a glue material 130. The glue material 130 may be, for example, a resin material. The glue material 130 can prevent the second dielectric portions 112 b, 114 b, and 116 b (see FIG. 7B ) from being deformed after being stacked, and can also prevent the second dielectric portions 112 b, 114 b, and 116 b from turning back to a planar shape as shown in FIG. 7B .

請參考圖5,設置接合材料140於多個支撐結構SS上。接合材料140可例如是錫膏,但不限於此。5 , a bonding material 140 is disposed on a plurality of supporting structures SS. The bonding material 140 may be, for example, solder paste, but is not limited thereto.

請參考圖6,設置電路基板150於電路基板110上,其中電路基板150覆蓋多個支撐結構SS與電路基板110,並透過多個支撐結構SS與電路基板110電性連接。換句話說,接合材料140(請參考圖5)設置於多個支撐結構SS與電路基板150之間。可以理解的是,藉由回焊接合材料140,使得電路基板150與電路基板110電性連接在一起。6 , a circuit substrate 150 is disposed on the circuit substrate 110, wherein the circuit substrate 150 covers a plurality of supporting structures SS and the circuit substrate 110, and is electrically connected to the circuit substrate 110 through the plurality of supporting structures SS. In other words, the bonding material 140 (see FIG. 5 ) is disposed between the plurality of supporting structures SS and the circuit substrate 150. It can be understood that by reflowing the bonding material 140, the circuit substrate 150 and the circuit substrate 110 are electrically connected together.

值得注意的是,請參考圖6,電路基板150、多個支撐結構SS以及電路基板110之間具有多個間隙G,其中每一個間隙G位於相鄰兩個支撐結構SS之間。此間隙G每一個連通於電路基板150與110之間的容置空間(未繪示),其也是電子元件120所在的空間,以使外界空氣能從間隙G進入到電子元件120所在的空間內,從而有利於電路基板110上的電子元件120之散熱。It is worth noting that, referring to FIG. 6 , there are multiple gaps G between the circuit substrate 150, the multiple supporting structures SS, and the circuit substrate 110, wherein each gap G is located between two adjacent supporting structures SS. Each of the gaps G is connected to the accommodation space (not shown) between the circuit substrates 150 and 110, which is also the space where the electronic component 120 is located, so that the outside air can enter the space where the electronic component 120 is located from the gap G, thereby facilitating the heat dissipation of the electronic component 120 on the circuit substrate 110.

請再次參考圖6和圖7B,支撐結構SS的頂部包含導通線路層160(如圖7B所繪示),導通線路層160電性連接電路基板150(如圖6所繪示)。可以理解的是,導通線路層160在彎折第二介電部分112b、114b和116b以及第二線路部分118b之前已事先形成。此外,導通線路層160可利用雷射切割導電盲孔(conductive blind via)而形成。Please refer to FIG. 6 and FIG. 7B again. The top of the support structure SS includes a conductive wiring layer 160 (as shown in FIG. 7B ). The conductive wiring layer 160 is electrically connected to the circuit substrate 150 (as shown in FIG. 6 ). It can be understood that the conductive wiring layer 160 is formed in advance before the second dielectric portions 112 b, 114 b and 116 b and the second wiring portion 118 b are bent. In addition, the conductive wiring layer 160 can be formed by laser cutting a conductive blind via.

圖8A為根據本發明另一實施例的圖1的線A-A’的局部剖面示意圖。圖8B為根據本發明另一實施例的圖3的線B-B’的局部剖面示意圖。圖8A與圖7A的差別在於導通線路層160的分布,且圖8B與圖7B的差別也在於導通線路層160的分布。FIG8A is a partial cross-sectional schematic diagram of line A-A' of FIG1 according to another embodiment of the present invention. FIG8B is a partial cross-sectional schematic diagram of line B-B' of FIG3 according to another embodiment of the present invention. FIG8A differs from FIG7A in the distribution of the conductive wiring layer 160, and FIG8B also differs from FIG7B in the distribution of the conductive wiring layer 160.

請參考圖8A和圖8B,支撐結構SS的內壁iw具有導通線路層160,此導通線路層160電性連接可彎折線路層118。導通線路層160可利用雷射切割導電盲孔而形成。8A and 8B , the inner wall iw of the support structure SS has a conductive wiring layer 160, and the conductive wiring layer 160 is electrically connected to the bendable wiring layer 118. The conductive wiring layer 160 can be formed by laser cutting a conductive blind via.

綜上所述,本發明所提供的電路基板具有向外凸出的多個彎折區域,此些彎折區域用於彎折並當作電路基板與另一電路基板之間的支撐結構。本發明的電路板中的支撐結構是由下層的電路基板的彎折區域向上彎折而形成,且支撐結構具有電路結構,因此,上層的電路基板可以透過支撐結構與下層的電路基板進行電性連接,由此可以提高電路板的集成度。此外,本案可只用一次回焊製程來電性連接上層的電路基板與下層的電路基板,可以提高產能並減少額外設置支撐框的製造成本。其次,本案上層與下層的電路基板連接之間存在間隙,其連通於上層與下層的電路基板之間的容置空間,從而有利於電子元件的散熱。In summary, the circuit substrate provided by the present invention has a plurality of bending areas protruding outward, and these bending areas are used for bending and serving as a supporting structure between the circuit substrate and another circuit substrate. The supporting structure in the circuit board of the present invention is formed by bending the bending area of the lower circuit substrate upward, and the supporting structure has a circuit structure, so that the upper circuit substrate can be electrically connected to the lower circuit substrate through the supporting structure, thereby improving the integration of the circuit board. In addition, the present case can electrically connect the upper circuit substrate and the lower circuit substrate with only one reflow process, which can improve production capacity and reduce the manufacturing cost of setting up an additional support frame. Secondly, in the present invention, there is a gap between the upper and lower circuit substrates, which is connected to the accommodation space between the upper and lower circuit substrates, thereby facilitating heat dissipation of electronic components.

上文概述多個實施方式的特徵,使得熟習此項技術者可更好地理解本申請的態樣。熟習此項技術者應瞭解,可輕易使用本申請作為設計或修改其他製程及結構的基礎,以便執行本文所介紹的實施方式的相同目的及/或實現相同優點。熟習此項技術者亦應認識到,此類等效構造並未脫離本申請的精神及範疇,且可在不脫離本申請的精神及範疇的情況下產生本文的各種變化、取代及更改。The above outlines the features of multiple implementations so that those skilled in the art can better understand the state of the present application. Those skilled in the art should understand that the present application can be easily used as a basis for designing or modifying other processes and structures in order to perform the same purpose and/or achieve the same advantages of the implementations described herein. Those skilled in the art should also recognize that such equivalent structures do not deviate from the spirit and scope of the present application, and that various changes, substitutions, and modifications of the present application can be made without departing from the spirit and scope of the present application.

100 : 電路板 110 : 電路基板 112, 114, 116 : 介電層 112a, 114a, 116a : 第一介電部分 112as1, 114as1, 116as1 : 第一側壁 112bs1, 114bs1, 116bs1 : 第一側壁 112bs2, 114bs2, 116bs2 : 第二側壁 112b, 114b, 116b : 第二介電部分 118 : 可彎折線路層 118a : 第一線路部分 118b : 第二線路部分 120 : 電子元件 130 : 點膠材料 140 : 接合材料 150 : 電路基板 160 : 導通線路層 ts : 上表面 iw : 內壁 MR : 主體區域 BR : 彎折區域 SS : 支撐結構 R : 凹槽 W : 寬度 A-A’ : 線 B-B’ : 線 X, Y, Z : 方向 100: Circuit board 110: Circuit substrate 112, 114, 116: Dielectric layer 112a, 114a, 116a: First dielectric portion 112as1, 114as1, 116as1: First side wall 112bs1, 114bs1, 116bs1: First side wall 112bs2, 114bs2, 116bs2: Second side wall 112b, 114b, 116b: Second dielectric portion 118: Bendable circuit layer 118a: First circuit portion 118b: Second circuit portion 120: Electronic component 130: Glue dispensing material 140: Bonding material 150: Circuit board 160: Conductive wiring layer ts: Top surface iw: Inner wall MR: Main body area BR: Bending area SS: Support structure R: Groove W: Width A-A’: Line B-B’: Line X, Y, Z: Direction

當結合附圖閱讀時,根據以下詳細描述可以最好地理解本申請的各個態樣。應了解的是,根據行業中的標準實踐,各種特徵未按比例繪製。實際上,為了清楚起見,可以任意增加或減小各種特徵的尺寸。 圖1至圖6為根據本發明一實施例的電路板於製程各個階段中的立體示意圖。 圖7A為根據本發明一實施例的圖1的線A-A’的局部剖面示意圖。 圖7B為根據本發明一實施例的圖3的線B-B’的局部剖面示意圖。 圖8A為根據本發明另一實施例的圖1的線A-A’的局部剖面示意圖。 圖8B為根據本發明另一實施例的圖3的線B-B’的局部剖面示意圖。 When read in conjunction with the accompanying drawings, the various aspects of the present application can be best understood according to the following detailed description. It should be understood that various features are not drawn to scale according to standard practices in the industry. In fact, the sizes of various features can be arbitrarily increased or decreased for clarity. Figures 1 to 6 are three-dimensional schematic diagrams of a circuit board at various stages of the process according to an embodiment of the present invention. Figure 7A is a partial cross-sectional schematic diagram of line A-A' of Figure 1 according to an embodiment of the present invention. Figure 7B is a partial cross-sectional schematic diagram of line B-B' of Figure 3 according to an embodiment of the present invention. Figure 8A is a partial cross-sectional schematic diagram of line A-A' of Figure 1 according to another embodiment of the present invention. FIG8B is a partial cross-sectional schematic diagram of line B-B' of FIG3 according to another embodiment of the present invention.

國內寄存資訊(請依寄存機構、日期、號碼順序註記) 無 國外寄存資訊(請依寄存國家、機構、日期、號碼順序註記) 無 Domestic storage information (please note in the order of storage institution, date, and number) None Foreign storage information (please note in the order of storage country, institution, date, and number) None

110 : 電路基板 120 : 電子元件 MR : 主體區域 SS : 支撐結構 B-B’ : 線 X, Y, Z : 方向 110: Circuit board 120: Electronic components MR: Main body region SS: Support structure B-B’: Line X, Y, Z: Direction

Claims (9)

一種電路基板,劃分為一主體區域與多個彎折區域,其中所述多個彎折區域鄰接所述主體區域,所述電路基板包含: 一可彎折線路層,從所述主體區域延伸至所述多個彎折區域;及 一介電層,設置於所述可彎折線路層上,其中所述介電層包含一第一介電部分與多個第二介電部分,所述第一介電部分位於所述主體區域,而所述多個第二介電部分分別位於所述多個彎折區域, 其中所述多個第二介電部分中每一者具有面對所述第一介電部分的一第一側壁、與所述第一側壁相對的一第二側壁以及位於所述第一側壁與所述第二側壁之間的一寬度,其中所述多個第二介電部分的所述多個寬度彼此相等, 其中所述第一介電部分、所述多個第二介電部分與所述可彎折線路層定義出多個凹槽,而所述多個凹槽中每一者位於相鄰的所述第一介電部分與所述第二介電部分的所述第一側壁之間,其中所述多個凹槽中每一者的寬度沿著從所述可彎折線路層朝向所述介電層的方向而漸寬。 A circuit substrate is divided into a main area and a plurality of bending areas, wherein the plurality of bending areas are adjacent to the main area, and the circuit substrate comprises: A bendable circuit layer extending from the main area to the plurality of bending areas; and A dielectric layer disposed on the bendable circuit layer, wherein the dielectric layer comprises a first dielectric portion and a plurality of second dielectric portions, wherein the first dielectric portion is located in the main area, and the plurality of second dielectric portions are respectively located in the plurality of bending areas, wherein each of the plurality of second dielectric portions has a first sidewall facing the first dielectric portion, a second sidewall opposite to the first sidewall, and a width between the first sidewall and the second sidewall, wherein the plurality of widths of the plurality of second dielectric portions are equal to each other, The first dielectric part, the second dielectric parts and the bendable circuit layer define a plurality of grooves, and each of the plurality of grooves is located between the first sidewalls of the adjacent first dielectric part and the second dielectric part, and the width of each of the plurality of grooves gradually widens along the direction from the bendable circuit layer toward the dielectric layer. 如請求項1所述之電路基板,其中所述第一介電部分具有一第一階梯狀側壁,而所述第一側壁具有一第二階梯狀側壁,所述第一階梯狀側壁面對所述第二階梯狀側壁。A circuit substrate as described in claim 1, wherein the first dielectric portion has a first stepped sidewall, and the first sidewall has a second stepped sidewall, and the first stepped sidewall faces the second stepped sidewall. 一種電路板,包含: 一第一電路基板,包含一介電層與一可彎折線路層,且所述介電層設置於所述可彎折線路層上方; 多個支撐結構,設置於所述第一電路基板上方,其中所述多個支撐結構中每一者的一頂部或一內壁包含一導通線路層,所述可彎折線路層包含位於所述第一電路基板中的一第一線路部分以及位於所述多個支撐結構的多個第二線路部分,所述第一線路部分連接所述多個第二線路部分,而所述多個第二線路部分中每一者從所述第一線路部分延伸至所述支撐結構,且所述第一線路部分與所述第二線路部分不共平面;及 一第二電路基板,覆蓋所述多個支撐結構與所述第一電路基板,並透過所述多個支撐結構中每一者的所述導通線路層與所述第一電路基板電性連接。 A circuit board comprises: A first circuit substrate comprising a dielectric layer and a bendable circuit layer, wherein the dielectric layer is disposed above the bendable circuit layer; A plurality of supporting structures disposed above the first circuit substrate, wherein a top portion or an inner wall of each of the plurality of supporting structures comprises a conductive circuit layer, the bendable circuit layer comprises a first circuit portion located in the first circuit substrate and a plurality of second circuit portions located in the plurality of supporting structures, the first circuit portion is connected to the plurality of second circuit portions, and each of the plurality of second circuit portions extends from the first circuit portion to the supporting structure, and the first circuit portion and the second circuit portion are not coplanar; and A second circuit substrate covers the multiple supporting structures and the first circuit substrate, and is electrically connected to the first circuit substrate through the conductive line layer of each of the multiple supporting structures. 如請求項3所述之電路板,其中所述介電層包含具有一第一階梯狀側壁的一第一介電部分以及具有一第二階梯狀側壁的一第二介電部分,其中所述第一階梯狀側壁銜接所述第二階梯狀側壁。A circuit board as described in claim 3, wherein the dielectric layer includes a first dielectric portion having a first step-shaped sidewall and a second dielectric portion having a second step-shaped sidewall, wherein the first step-shaped sidewall is connected to the second step-shaped sidewall. 如請求項3所述之電路板,進一步包含一接合材料,其中所述接合材料設置於所述多個支撐結構與所述第二電路基板之間。The circuit board as described in claim 3 further comprises a bonding material, wherein the bonding material is disposed between the plurality of supporting structures and the second circuit substrate. 如請求項3所述之電路板,其中所述第一電路基板、所述第二電路基板以及所述多個支撐結構之間具有多個間隙,其中所述間隙每一個位於相鄰兩個支撐結構之間,並連通於所述第一電路基板與所述第二電路基板之間的一容置空間。A circuit board as described in claim 3, wherein there are multiple gaps between the first circuit substrate, the second circuit substrate and the multiple supporting structures, wherein each of the gaps is located between two adjacent supporting structures and is connected to a accommodating space between the first circuit substrate and the second circuit substrate. 一種電路板的製造方法,包含: 提供一第一電路基板,其中所述第一電路基板劃分為一主體區域與多個彎折區域,所述多個彎折區域鄰接所述主體區域,所述第一電路基板包含一介電層與一可彎折線路層,所述介電層設置於所述可彎折線路層上方,所述可彎折線路層從所述主體區域延伸至所述多個彎折區域; 翻折所述多個彎折區域至所述主體區域,其中所述可彎折線路層的一第一線路部分位於所述第一電路基板的最外層,且所述可彎折線路層中每一者的一第二線路部分位於多個支撐結構的外壁面,以使所述第一線路部分與所述第二線路部分不共平面;以及 設置一第二電路基板於所述第一電路基板上,其中所述第二電路基板覆蓋所述多個支撐結構與所述第一電路基板,並透過所述多個支撐結構與所述第一電路基板電性連接。 A method for manufacturing a circuit board, comprising: Providing a first circuit substrate, wherein the first circuit substrate is divided into a main area and a plurality of bending areas, the plurality of bending areas are adjacent to the main area, the first circuit substrate comprises a dielectric layer and a bendable circuit layer, the dielectric layer is disposed above the bendable circuit layer, and the bendable circuit layer extends from the main area to the plurality of bending areas; Folding the plurality of bending areas to the main area, wherein a first circuit portion of the bendable circuit layer is located at the outermost layer of the first circuit substrate, and a second circuit portion of each of the bendable circuit layers is located on the outer wall surface of a plurality of supporting structures, so that the first circuit portion and the second circuit portion are not coplanar; and A second circuit substrate is arranged on the first circuit substrate, wherein the second circuit substrate covers the plurality of supporting structures and the first circuit substrate, and is electrically connected to the first circuit substrate through the plurality of supporting structures. 如請求項7所述之電路板的製造方法,更包含: 在彎折所述多個彎折區域至所述主體區域之前,安裝一電子元件於所述第一電路基板的一上表面上。 The method for manufacturing a circuit board as described in claim 7 further comprises: Before bending the multiple bending regions to the main region, mounting an electronic component on an upper surface of the first circuit substrate. 如請求項7所述之電路板的製造方法,更包含: 在彎折所述多個彎折區域至所述主體區域之後,利用一點膠材料固定所述多個支撐結構於所述第一電路基板的一上表面上。 The manufacturing method of the circuit board as described in claim 7 further includes: After bending the multiple bending areas to the main area, using a point of glue material to fix the multiple supporting structures on an upper surface of the first circuit substrate.
TW112146427A 2023-11-29 2023-11-29 Circuit substrate, circuit board and manufacturing method for circuit board TWI885615B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW112146427A TWI885615B (en) 2023-11-29 2023-11-29 Circuit substrate, circuit board and manufacturing method for circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW112146427A TWI885615B (en) 2023-11-29 2023-11-29 Circuit substrate, circuit board and manufacturing method for circuit board

Publications (2)

Publication Number Publication Date
TW202523022A TW202523022A (en) 2025-06-01
TWI885615B true TWI885615B (en) 2025-06-01

Family

ID=97223956

Family Applications (1)

Application Number Title Priority Date Filing Date
TW112146427A TWI885615B (en) 2023-11-29 2023-11-29 Circuit substrate, circuit board and manufacturing method for circuit board

Country Status (1)

Country Link
TW (1) TWI885615B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101820718A (en) * 2009-01-30 2010-09-01 欧陆汽车有限责任公司 The welding resistance enamelled coating that is used for hard and soft combined circuit plate
CN102665371A (en) * 2005-03-17 2012-09-12 欧陆汽车有限责任公司 Rigid/Flexible Circuit Board
TW201724927A (en) * 2015-09-10 2017-07-01 Denso Corp Manufacturing method for printed circuit board
TW202218501A (en) * 2020-10-29 2022-05-01 大陸商鵬鼎控股(深圳)股份有限公司 Printed circuit board to printed circuit board connection structure and manufacturing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102665371A (en) * 2005-03-17 2012-09-12 欧陆汽车有限责任公司 Rigid/Flexible Circuit Board
CN101820718A (en) * 2009-01-30 2010-09-01 欧陆汽车有限责任公司 The welding resistance enamelled coating that is used for hard and soft combined circuit plate
TW201724927A (en) * 2015-09-10 2017-07-01 Denso Corp Manufacturing method for printed circuit board
TW202218501A (en) * 2020-10-29 2022-05-01 大陸商鵬鼎控股(深圳)股份有限公司 Printed circuit board to printed circuit board connection structure and manufacturing method

Also Published As

Publication number Publication date
TW202523022A (en) 2025-06-01

Similar Documents

Publication Publication Date Title
US5625221A (en) Semiconductor assembly for a three-dimensional integrated circuit package
US20140198454A1 (en) Integrated power module packaging structure
JP2002305286A (en) Semiconductor modules and electronic components
JP2000012606A (en) Semiconductor device and manufacturing method thereof
US8951048B2 (en) Printed circuit board having terminals
US20100065958A1 (en) Pad redistribution chip for compactness, method of manufacturing the same, and stacked package using the same
TWI664881B (en) Component module
JP2008227183A (en) Printed circuit board unit and printed wiring board
JP7796201B2 (en) Circuit boards and electronic devices
JP5666683B2 (en) IC package reinforcement with beams
EP2086295B1 (en) Printed circuit board and method of manufacturing the same
TWI885615B (en) Circuit substrate, circuit board and manufacturing method for circuit board
CN101499453B (en) Printed circuit board and method of manufacturing the same
KR100833183B1 (en) Stacked Semiconductor Packages
JP2001196526A (en) Multi-bear chip mount, multi-chip package, semiconductor device, and electronic equipment
CN120050834B (en) Circuit board, circuit board, and manufacturing method of circuit board
JP2019145765A (en) Printed circuit board
CN120050834A (en) Circuit board, circuit board and manufacturing method of circuit board
JP2021125555A (en) Electronic apparatus
US11166368B2 (en) Printed circuit board and semiconductor package including the same
CN101499459B (en) Packaging structure
WO2022044504A1 (en) Circuit module and submodule manufacturing method
CN223540736U (en) A circuit board structure with embedded copper blocks on the board edge
KR100833184B1 (en) Stacked Semiconductor Packages
US20240297152A1 (en) Module