TWI866505B - Electronic package - Google Patents
Electronic package Download PDFInfo
- Publication number
- TWI866505B TWI866505B TW112137486A TW112137486A TWI866505B TW I866505 B TWI866505 B TW I866505B TW 112137486 A TW112137486 A TW 112137486A TW 112137486 A TW112137486 A TW 112137486A TW I866505 B TWI866505 B TW I866505B
- Authority
- TW
- Taiwan
- Prior art keywords
- heat dissipation
- electronic package
- heat
- dissipation structure
- layer
- Prior art date
Links
Images
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
本發明係有關一種電子封裝件,尤指一種具有散熱結構之電子封裝件。 The present invention relates to an electronic package, in particular to an electronic package with a heat dissipation structure.
隨著各種需要高速運算的應用與技術,例如電競遊戲、高解析度影音多媒體及自動駕駛等的興起與蓬勃發展,以及對於相關設備小型化的要求,採用如覆晶球柵陣列(Flip Chip Ball grid array,簡稱FCBGA)等形式之封裝結構的半導體晶片(IC)內所含有的元件數量不僅日益增加,處理及運算速度也越來越快,使得其中產生的熱量也越來越可觀,對散熱結構的要求也跟著越來越高。 With the rise and rapid development of various applications and technologies that require high-speed computing, such as e-sports games, high-resolution multimedia and autonomous driving, as well as the demand for miniaturization of related equipment, the number of components contained in semiconductor chips (ICs) using packaging structures such as flip chip ball grid array (FCBGA) is not only increasing, but the processing and computing speeds are also getting faster and faster, making the heat generated more and more considerable, and the requirements for heat dissipation structures are also getting higher and higher.
圖1係為習知半導體封裝件1之剖面示意圖。如圖1所示,半導體封裝件1係包括一封裝基板10、以覆晶方式安裝於封裝基板10上側之半導體晶片11以及一散熱件12。散熱件12藉由一導熱介面材(Thermal Interface Material,簡稱TIM)13設於半導體晶片11之上表面上,且散熱件12之支撐腳121透過黏著層14架設於封裝基板10上。為了使半導體晶片11所產生的熱能夠更快、更有效地傳導到散熱件12,近年多採液態金屬(Liquid Metal)來作為導熱介面材13,以藉由其高達80-128W/mK之導熱係數來提高
由半導體晶片11至散熱件12的路徑上之傳導效率。但在另一方面,由於散熱件12多為金屬材質(主要成分為銅),為了避免其表面發生氧化,散熱件12的表面通常會鍍覆有一金屬抗氧化層122,可是其中的成分鎳(Ni)與液態金屬材質之導熱介面材(TIM)13中的主成分鎵(Ga)需要較長的時間才能起反應,亦即必需要等鎳溶解進入鎵之後,兩者才會逐漸結合。這導致了散熱件12與液態金屬材質之導熱介面材(TIM)13接合不佳,甚而產生間隙g,並因此造成了熱傳導與消散性能的損失。因此,如何克服上述習知技術的問題,實已成目前亟欲解決的課題。
FIG1 is a cross-sectional schematic diagram of a
鑑於上述習知技術之種種缺失,本發明係提供一種電子封裝件,係包括:承載結構;電子元件,設於該承載面上;導熱體,設於該電子元件上;散熱結構,設於該電子元件上,並使該導熱體夾置於該電子元件與該散熱結構之間;以及形成於該散熱結構與該導熱體間之界金屬化合物層。 In view of the various deficiencies of the above-mentioned prior art, the present invention provides an electronic package, which includes: a supporting structure; an electronic component disposed on the supporting surface; a heat conductor disposed on the electronic component; a heat dissipation structure disposed on the electronic component, and the heat conductor is sandwiched between the electronic component and the heat dissipation structure; and an intermetallic compound layer formed between the heat dissipation structure and the heat conductor.
前述之電子封裝件中,該散熱結構為二元化合物材質,且該界金屬化合物層係由該二元化合物材質與該導熱體共同形成。 In the aforementioned electronic package, the heat dissipation structure is a binary compound material, and the intermetallic compound layer is formed by the binary compound material and the heat conductor.
前述之電子封裝件中,該導熱體係為一導熱介面材(Thermal Interface Material,簡稱TIM)層。 In the aforementioned electronic package, the heat conductor is a thermal interface material (TIM) layer.
前述之電子封裝件中,該導熱介面材層係由一液態金屬構成。 In the aforementioned electronic package, the thermally conductive interface material layer is composed of a liquid metal.
前述之電子封裝件中,該二元化合物材質係為銅/鎳合金,該液態金屬含有鎵(Ga)。 In the aforementioned electronic package, the binary compound material is a copper/nickel alloy, and the liquid metal contains gallium (Ga).
前述之電子封裝件中,該界金屬化合物層係為二鎵化銅(CuGa2)。 In the aforementioned electronic package, the intermetallic compound layer is copper gallium (CuGa 2 ).
前述之電子封裝件中,該二元化合物材質中銅與鎳之含量比為3:1。 In the aforementioned electronic package, the content ratio of copper to nickel in the binary compound material is 3:1.
前述之電子封裝件中,該二元化合物材質中之銅含量至少為60%~90%。 In the aforementioned electronic package, the copper content of the binary compound material is at least 60%~90%.
前述之電子封裝件中,該二元化合物材質中之鎳含量至少為10%~30%。 In the aforementioned electronic package, the nickel content in the binary compound material is at least 10%~30%.
前述之電子封裝件中,該界金屬化合物層之厚度小於或等於10μm。 In the aforementioned electronic package, the thickness of the intermetallic compound layer is less than or equal to 10μm.
藉由本發明之實施,可在電子封裝件中的散熱結構與導熱體間形成界金屬化合物層以強化散熱結構與導熱體之接合效果,進而提昇電子封裝件內部之熱傳導效率與散熱效果,並使電子封裝件之可靠度以及壽命得以確保。 By implementing the present invention, a metal compound layer can be formed between the heat dissipation structure and the heat conductor in the electronic package to strengthen the bonding effect between the heat dissipation structure and the heat conductor, thereby improving the heat conduction efficiency and heat dissipation effect inside the electronic package, and ensuring the reliability and life of the electronic package.
1:半導體封裝件 1:Semiconductor packages
10:封裝基板 10:Packaging substrate
11:半導體晶片 11: Semiconductor chip
12:散熱件 12: Heat sink
121:支撐腳 121: Support your feet
122:金屬抗氧化層 122: Metal anti-oxidation layer
13:導熱介面材 13: Thermal conductive interface material
14:黏著層 14: Adhesive layer
2:電子封裝件 2: Electronic packaging
21:承載結構 21: Load-bearing structure
211:承載面 211: Loading surface
22:電子元件 22: Electronic components
23:散熱結構 23: Heat dissipation structure
231:頂片 231: Top piece
232:支撐腳 232: Support your feet
24:導熱體 24: Heat conductor
241:界金屬化合物層 241: Boundary metal compound layer
g:間隙 g: gap
d:厚度 d:Thickness
圖1係為習知半導體封裝件之剖面示意圖。 Figure 1 is a schematic cross-sectional view of a conventional semiconductor package.
圖2係為本發明之電子封裝件之剖視示意圖。 Figure 2 is a schematic cross-sectional view of the electronic package of the present invention.
以下藉由特定的具體實施例說明本發明之實施方式,熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。 The following is a specific and concrete example to illustrate the implementation of the present invention. People familiar with this technology can easily understand other advantages and effects of the present invention from the content disclosed in this manual.
須知,本說明書所附圖式所繪示之結構、比例、大小等,均僅用以配合說明書所揭示之內容,以供熟悉此技藝之人士之瞭解與閱讀,並非用以限定本發明可實施之限定條件,故不具技術上之實質意義,任何結構之修飾、比例關係之改變或大小之調整,在不影響本發明所能產生之功效及所能達成之目的下,均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時,本說明書中所引用之如「上」、「第一」、「第二」及「一」等之用語,亦僅為便於敘述之明瞭,而非用以限定本發明可實施之範圍,其相對關係之改變或調整,在無實質變更技術內容下,當亦視為本發明可實施之範疇。 It should be noted that the structures, proportions, sizes, etc. depicted in the drawings attached to this specification are only used to match the contents disclosed in the specification for understanding and reading by people familiar with this technology, and are not used to limit the restrictive conditions for the implementation of the present invention. Therefore, they have no substantial technical significance. Any modification of the structure, change of the proportion relationship or adjustment of the size should still fall within the scope of the technical content disclosed by the present invention without affecting the effects and purposes that can be achieved by the present invention. At the same time, the terms such as "above", "first", "second" and "one" used in this specification are only used to facilitate the clarity of the description, and are not used to limit the scope of implementation of the present invention. Changes or adjustments to their relative relationships, without substantially changing the technical content, should also be regarded as the scope of implementation of the present invention.
圖2係為本發明之電子封裝件之剖視示意圖。如圖2所示,本實施例之電子封裝件2包括:承載結構21,具有承載面211;電子元件22,設於承載面211上;散熱結構23;導熱體24,設於電子元件22上並與散熱結構23結合;以及形成於散熱結構23與導熱體24間之界金屬化合物層241。
FIG2 is a schematic cross-sectional view of the electronic package of the present invention. As shown in FIG2 , the
承載結構21例如是具有線路層之封裝基板、具導電矽穿孔(Through-silicon via,簡稱TSV)之矽中介板(Through Silicon interposer,簡稱TSI)或其它板型,且其具有一個承載面211,該線路層例如為扇出(fan out)型重佈線路層(redistribution layer,簡稱RDL)。 The supporting structure 21 is, for example, a package substrate with a circuit layer, a silicon interposer (TSI) with conductive through-silicon vias (TSV), or other board types, and has a supporting surface 211. The circuit layer is, for example, a fan-out redistribution layer (RDL).
應可理解地,該承載結構21亦可為其它承載元件之基材、元件或結構,如導線架(lead frame)、晶圓(wafer)、或其它具有金屬佈線(routing)之板體等,並不限於上述。 It should be understood that the supporting structure 21 can also be a substrate, component or structure of other supporting components, such as a lead frame, a wafer, or other plates with metal routing, etc., and is not limited to the above.
電子元件22接置在承載結構21之該承載面211上,並電性連接該承載結構21中的線路層(圖未示)。電子元件22可以是為主動元件、被動元件、封裝結構或其組合者。而主動元件可以是例如用於行動電話等行動裝置的應用晶片(application processor,AP)或是其他的運算晶片等的半導體晶片,而被動元件可以是例如電阻、電容及電感等。
The
散熱結構23例如為一散熱片、散熱蓋(Lid)或其他具有同等功能之元件或結構。在本實施例中是採用一散熱蓋來作為範例。散熱結構23具有頂片231及支撐腳232。支撐腳232結合固定於該電子元件22元件周圍的該承載面211上,頂片231的底面則與電子元件22的頂面相對。
The
為了保護散熱結構23,使其即使長期與空氣接觸也不致發生氧化,本實施例採取令該散熱結構23整體都是以二元化合物材質製成的做法,以避免習知在散熱結構外表面形成抗氧化表層與液態金屬材質之導熱介面材接合不佳之問題,同時省去鍍覆製程也可簡化整體製造流程並降低成本。
In order to protect the
本實施例所採用之二元化合物材質係為一銅/鎳合金,例如為白銅(Cupronickel)。白銅具有高抗氧化能力和高達40W/m.K的導熱係數,因此以其製成的散熱結構23可具有導熱快速進而加速熱量逸散,長期使用又不致發生氧化之問題。
The binary compound material used in this embodiment is a copper/nickel alloy, such as cupronickel. Cupronickel has high oxidation resistance and a thermal conductivity of up to 40W/m.K. Therefore, the
電子元件22的頂面與散熱結構23之頂片231底面之間進一步設有一導熱體24,以將電子元件22所產生的熱更有效率地傳導到散熱結構23後逸散至環境中。較佳地,該導熱體24係為一導熱介面材(Thermal Interface Material,TIM)層。更佳地,本實施例之導熱介面材層係以一液態金屬構成,且該液態金屬的成分中含有鎵(Ga)。
A
如前所述,本實施例中的散熱結構23是以銅/鎳合金材質之二元化合物製成,其中的鎳(Ni)可溶解於該液態金屬中,而多餘的銅(Cu)則會和液態金屬中的鎵結合而形成一二鎵化銅(CuGa2)材質的界金屬化合物(Intermetallic Compound,簡稱IMC)層241。亦即界金屬化合物層241係由該二元化合物材質與導熱體24共同形成的。
As mentioned above, the
藉由分屬構成散熱結構23之二元化合物材質及構成導熱體24的液態金屬二者之成分內的銅與鎵結合而在該散熱結構23與該導熱體24之間形成界金屬化合物層241,使得界金屬化合物層241同時可和其上方的散熱結構23以及下方的導熱體24均形成穩固的接合,因此可達到強化散熱結構23與導熱體24間之接合的效果。
By combining copper and gallium in the binary compound material constituting the
在一些實施例中,為了讓接合效果、導熱效率以及抗氧化特性能達到最佳的平衡,作為上述二元化合物之銅/鎳合金中銅與鎳之含量比可被設定為3:1。 In some embodiments, in order to achieve the best balance among bonding effect, thermal conductivity and anti-oxidation properties, the content ratio of copper to nickel in the copper/nickel alloy as the above binary compound can be set to 3:1.
在另外一些實施例中,或可基於不同的考量,例如希望可以達到較佳的熱傳導效率,或者是有較多的銅可與液態金屬中的鎵進行反應以加快界金屬化合物的形成,故可將該二元化合物材質中之銅含量設定在至少為60%~90%。 In other embodiments, the copper content in the binary compound material may be set to at least 60% to 90% based on different considerations, such as the desire to achieve better thermal conductivity, or to have more copper react with gallium in the liquid metal to accelerate the formation of the intermetallic compound.
而在其他的一些實施例中,又可能會基於另一些不同的考量,例如希望可以提高抗氧化的效果,在不過分損及導熱效率及界金屬化合物形成速率等的情況下將抗氧化效果提昇至最佳,可將該二元化合物材質中的鎳之含量設定在10%~30%。 In other embodiments, based on other different considerations, for example, the anti-oxidation effect may be improved to the best without excessively compromising the thermal conductivity and the formation rate of the intermetallic compound, and the nickel content in the binary compound material may be set at 10% to 30%.
此外,由於該界金屬化合物層241的作用是用以提高散熱結構23與導熱體24的接合效果,並在該兩者之間提供一較佳之熱傳導效率,因此界金屬化合物層241的厚度d不需要太厚。甚至在某些狀況下,過厚的界金屬化合物層241反而可能會容易斷裂,因此,在一些實施例中,可將界金屬化合物層241的厚度d設定為小於或等於10μm。
In addition, since the function of the
綜上所述,本發明之電子封裝件,係藉由在電子封裝件中的散熱結構係為具有較佳抗氧化之二元件合材質(銅/鎳合金)而能與導熱體(含有鎵之液態金屬)間形成界金屬化合物層(二鎵化銅)以強化散熱結構與導熱體之接合效果,進而提昇電子封裝件內部之熱傳導效率與散熱效果,以滿足高速處理及運算所需之散熱要求。同時還可使電子封裝件之可靠度以及壽命均得到確保。 In summary, the electronic package of the present invention is a heat dissipation structure in the electronic package that is a composite material with better oxidation resistance (copper/nickel alloy) and can form an intermetallic compound layer (copper gallium) between the heat conductor (liquid metal containing gallium) to strengthen the bonding effect between the heat dissipation structure and the heat conductor, thereby improving the heat conduction efficiency and heat dissipation effect inside the electronic package to meet the heat dissipation requirements for high-speed processing and computing. At the same time, the reliability and life of the electronic package can be ensured.
上述實施例係用以例示性說明本發明之原理及其功效,而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下,對上述實施例進行修改。因此本發明之權利保護範圍,應如後述之申請專利範圍所列。 The above embodiments are used to illustrate the principles and effects of the present invention, but are not used to limit the present invention. Anyone familiar with this technology can modify the above embodiments without violating the spirit and scope of the present invention. Therefore, the scope of protection of the present invention should be as listed in the scope of the patent application described below.
2:電子封裝件 2: Electronic packaging
21:承載結構 21: Load-bearing structure
211:承載面 211: Loading surface
22:電子元件 22: Electronic components
23:散熱結構 23: Heat dissipation structure
231:頂片 231: Top piece
232:支撐腳 232: Support your feet
24:導熱體 24: Heat conductor
241:界金屬化合物層 241: Boundary metal compound layer
d:厚度 d:Thickness
Claims (8)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112137486A TWI866505B (en) | 2023-09-28 | 2023-09-28 | Electronic package |
| CN202311340707.2A CN119725261A (en) | 2023-09-28 | 2023-10-17 | Electronic packaging |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112137486A TWI866505B (en) | 2023-09-28 | 2023-09-28 | Electronic package |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI866505B true TWI866505B (en) | 2024-12-11 |
| TW202514940A TW202514940A (en) | 2025-04-01 |
Family
ID=94769528
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112137486A TWI866505B (en) | 2023-09-28 | 2023-09-28 | Electronic package |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN119725261A (en) |
| TW (1) | TWI866505B (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWM638842U (en) * | 2022-09-27 | 2023-03-21 | 酷樂材料科技股份有限公司 | Composite porous heat sink |
-
2023
- 2023-09-28 TW TW112137486A patent/TWI866505B/en active
- 2023-10-17 CN CN202311340707.2A patent/CN119725261A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWM638842U (en) * | 2022-09-27 | 2023-03-21 | 酷樂材料科技股份有限公司 | Composite porous heat sink |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202514940A (en) | 2025-04-01 |
| CN119725261A (en) | 2025-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11569147B2 (en) | Method of forming semiconductor package with composite thermal interface material structure | |
| US10163865B2 (en) | Integrated circuit package assembly | |
| US8941248B2 (en) | Semiconductor device package and method | |
| TWI766540B (en) | Electronic package and manufacturing method thereof | |
| TWI733142B (en) | Electronic package | |
| TWI706523B (en) | Electronic package | |
| CN108987355B (en) | Electronic package and manufacturing method thereof | |
| TWI697081B (en) | Semiconductor package substrate, and manufacturing method and electronic package thereof | |
| CN109411418B (en) | Electronic package and method of making the same | |
| TWI734651B (en) | Electronic package and method of manufacture | |
| TWI734401B (en) | Electronic package | |
| US20080164604A1 (en) | Heat dissipating semiconductor package | |
| CN101179066B (en) | Chip embedded type packaging structure | |
| TWI866505B (en) | Electronic package | |
| Lau | Flip chip technology versus fowlp | |
| TWI871054B (en) | Electronic package | |
| CN222762962U (en) | Electronic package | |
| TWI848629B (en) | Electronic package and manufacturing method thereof | |
| CN223401601U (en) | Electronic packaging and electronic structures | |
| TWI872949B (en) | Manufacturing method of electronic package | |
| TWI880372B (en) | Electronic package and manufacturing method thereof | |
| US20250079255A1 (en) | Electronic package and heat dissipation structure thereof | |
| US20240274505A1 (en) | Electronic package and manufacturing method thereof | |
| US20250379174A1 (en) | Electronic package | |
| US20250046662A1 (en) | Packaging structure, electronic package, and methods for manufacturing the same |