TWI865218B - Substrate structure - Google Patents
Substrate structure Download PDFInfo
- Publication number
- TWI865218B TWI865218B TW112146891A TW112146891A TWI865218B TW I865218 B TWI865218 B TW I865218B TW 112146891 A TW112146891 A TW 112146891A TW 112146891 A TW112146891 A TW 112146891A TW I865218 B TWI865218 B TW I865218B
- Authority
- TW
- Taiwan
- Prior art keywords
- mark
- cutting
- substrate body
- substrate
- substrate structure
- Prior art date
Links
Images
Landscapes
- Structure Of Printed Boards (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
本發明係有關一種基板結構,尤指一種於設有記號以供方向辨識之基板結構。 The present invention relates to a substrate structure, in particular to a substrate structure with markings for direction identification.
隨著各種智慧型行動通訊裝置的大量普及並深入一般大眾的生活,使得這些消費型電子產品不僅是對性能的要求越來越高,同時對於便攜性及製造成本等的要求也日益嚴苛。要提高性能,就必須提高其核心之半導體組件,如中央處理器之運算能力及記憶晶片之容量以及所有這些組件的處理速度。而要提昇半導體組件的運算能力及記憶容量,就必須增加元件數量。另一方面,要提昇便攜性,就必須將這些組件製造得更為輕薄小巧。再加上對於降低製造成本的要求,在以上這些要求相互結合之下,意即要儘量提昇成品中半導體元件/組件的密度。這使得這些半導體元件或組件例如是在被設置於封裝基板上時,必須要儘量減少封裝基板表面上未被使用的面積,最好是只在晶片與晶片間保留剛好夠用以在後續切單製程進行切割時所必需的最小空間。 As various smart mobile communication devices become more popular and penetrate into the lives of the general public, these consumer electronic products not only have higher and higher requirements for performance, but also increasingly stringent requirements for portability and manufacturing costs. To improve performance, it is necessary to improve the core semiconductor components, such as the computing power of the central processing unit and the capacity of the memory chip, as well as the processing speed of all these components. To improve the computing power and memory capacity of semiconductor components, the number of components must be increased. On the other hand, to improve portability, these components must be made thinner and smaller. Coupled with the requirement to reduce manufacturing costs, the combination of the above requirements means that the density of semiconductor components/assemblies in the finished product should be increased as much as possible. This means that when these semiconductor elements or components are placed on a package substrate, for example, the unused area on the surface of the package substrate must be reduced as much as possible, preferably leaving only the minimum space between chips that is just enough for cutting in the subsequent singulation process.
另一方面,由於這些含有高密度元件的半導體組件每一接腳或接點都有不同的功能,因此這些組件都是有方向性的。這使得在許多製 程階段中都必須先正確地識別並確認封裝基板的指向,特別是整片封裝基板剛被裝載到一自動化機台上時,後續才能依正確的方向在各正確的位置,例如是各個不同的接點或腳位上執行正確的製程步驟。因此目前業界所用的半導體封裝製程中都會在封裝基板上設置識別記號,以使機台能藉由這些識別記號辨識該封裝基板的指向。然而,一旦在基板表面設置了識別記號,則在該識別記號所在位置,甚或是沿著其縱向與橫向方向上至少是與該記號同寬的所有基板表面也就無法設置晶片,否則該些識別記號就會被晶片遮蔽而無法被識別。這使得基板表面的面積無法被有效地運用,而提高了個別半導體組件所需分攤的製造成本。 On the other hand, since each pin or contact of these semiconductor components with high-density components has different functions, these components are directional. This requires that the orientation of the package substrate must be correctly identified and confirmed in many stages of the process, especially when the entire package substrate is just loaded onto an automated machine, so that the correct process steps can be performed in the correct direction and at the correct positions, such as at different contacts or pins. Therefore, in the semiconductor package process currently used in the industry, identification marks are set on the package substrate so that the machine can identify the orientation of the package substrate through these identification marks. However, once an identification mark is set on the substrate surface, it is impossible to set a chip at the location of the identification mark, or even along the entire substrate surface that is at least as wide as the mark in the longitudinal and lateral directions, otherwise the identification marks will be blocked by the chip and cannot be identified. This makes it impossible to effectively use the area of the substrate surface, and increases the manufacturing cost required to be distributed for individual semiconductor components.
因此,如何克服上述習知技術之種種問題,實已成為目前業界亟待克服之難題。 Therefore, how to overcome the above-mentioned problems of known technology has become a difficult problem that the industry needs to overcome urgently.
鑑於上述習知技術之種種缺失,本發明提供一種基板結構,係包括:基板本體;複數封裝區域,係定義於該基板本體之一表面上;形成於該基板本體上之複數第一切割道;形成於該基板本體上之複數第二切割道,其係平行於該複數第一切割道並與該複數第一切割道間隔排列;形成於該基板本體上之複數第三切割道,其係與該複數第一切割道及該複數第二切割道相交並共同劃分出該至少一封裝區域;形成於該基板本體上之至少一第一記號,其係位於至少一該第一切割道上相鄰於一該封裝區域之角落處;以及形成於該基板本體上之至少一第二記號,其係位於至少一該 第二切割道相鄰於各該封裝區域之另一角落處,且該至少一第二記號外觀上相異於該至少一第一記號。 In view of the above-mentioned deficiencies of the prior art, the present invention provides a substrate structure, comprising: a substrate body; a plurality of packaging regions, which are defined on a surface of the substrate body; a plurality of first cutting paths formed on the substrate body; a plurality of second cutting paths formed on the substrate body, which are parallel to the plurality of first cutting paths and arranged at intervals with the plurality of first cutting paths; a plurality of third cutting paths formed on the substrate body, which are parallel to the plurality of first cutting paths. The first cutting road and the plurality of second cutting roads intersect and jointly divide the at least one packaging area; at least one first mark formed on the substrate body is located at a corner of at least one of the first cutting roads adjacent to one of the packaging areas; and at least one second mark formed on the substrate body is located at another corner of at least one of the second cutting roads adjacent to each of the packaging areas, and the at least one second mark is different in appearance from the at least one first mark.
前述之基板結構,其中,該些第一切割道係排列於奇數排,且該些二切割道係排列於偶數排,或該複數第一切割道及該複數二切割道係以相反順序排列。 The aforementioned substrate structure, wherein the first cutting paths are arranged in odd rows, and the second cutting paths are arranged in even rows, or the plurality of first cutting paths and the plurality of second cutting paths are arranged in reverse order.
前述之基板結構,其中,各該第一記號係呈一十字形。 The aforementioned substrate structure, wherein each of the first marks is in the shape of a cross.
前述之基板結構,其中,各該第二記號係由四個一字形圖案組成,且該些一字形圖案係沿著一該第二切割道與一該第三切割道兩兩相隔排列。 The aforementioned substrate structure, wherein each of the second marks is composed of four straight lines, and the straight lines are arranged in pairs along the second cutting path and the third cutting path.
前述之基板結構,其中,該至少一第一記號與該至少一第二記號係分別位於各該封裝區域的對角位置。 The aforementioned substrate structure, wherein the at least one first mark and the at least one second mark are respectively located at diagonal positions of each packaging area.
前述之基板結構,其中,該至少一第一記號與該至少一第二記號中之一者為三角形記號,另一者為正方形記號。 The aforementioned substrate structure, wherein one of the at least one first mark and the at least one second mark is a triangle mark, and the other is a square mark.
前述之基板結構,其中,各該第一切割道之寬度係相異於各該第二切割道之寬度。 The aforementioned substrate structure, wherein the width of each first cutting line is different from the width of each second cutting line.
前述之基板結構,其進一步包括:形成於該基板本體上之至少一第三記號,其係位於該基板本體之另一表面上對應於至少一該第一切割道上相鄰於一該封裝區域之角落處;以及形成於該基板本體上之至少一第四記號,其係位於該基板本體之另一表面上對應於至少一該第二切割道相鄰於一該封裝區域之另一角落處,且該至少一第四記號外觀上相異於該至少一第三記號;其中,該第三記號與該第四記號中之至少一者外觀上相異於該至少一第一記號及該至少一第二記號。 The aforementioned substrate structure further comprises: at least one third mark formed on the substrate body, which is located on the other surface of the substrate body corresponding to at least one of the first cutting paths and adjacent to a corner of the packaging area; and at least one fourth mark formed on the substrate body, which is located on the other surface of the substrate body corresponding to at least one of the second cutting paths and adjacent to another corner of the packaging area, and the at least one fourth mark is different in appearance from the at least one third mark; wherein at least one of the third mark and the fourth mark is different in appearance from the at least one first mark and the at least one second mark.
由上可知,本發明之基板結構主要是在基板本體表面之第一切割道與第二切割道上分別設置外觀不同的第一記號及第二記號,及/或在基板本體之另一表面設置外觀不同的第三記號及第四記號,並藉由這些第一記號第二記號及/或第三記號與第四記號之相對位置或排列方式以辨識基板結構之放置方向是否正確,避免因為放置方向錯誤而造成製程被錯誤執行並因此而導致產品失效的風險。同時也因為這些記號係被設置於切割道上,不需在基板本體表面上特別為其保留專屬空間,因而可大幅提高基板本體表面之使用率,進而降低製造成本。 As can be seen from the above, the substrate structure of the present invention is mainly to set the first mark and the second mark with different appearances on the first cutting road and the second cutting road on the surface of the substrate body, and/or set the third mark and the fourth mark with different appearances on the other surface of the substrate body, and to identify whether the placement direction of the substrate structure is correct by the relative position or arrangement of these first mark, the second mark and/or the third mark and the fourth mark, so as to avoid the risk of incorrect process execution and product failure caused by incorrect placement direction. At the same time, because these marks are set on the cutting road, there is no need to reserve a dedicated space for them on the surface of the substrate body, so the utilization rate of the surface of the substrate body can be greatly improved, thereby reducing the manufacturing cost.
1:基板結構 1: Substrate structure
10:基板本體 10: Substrate body
11:封裝區域 11: Packaging area
12:第一切割道 12: First cutting path
121:第一記號 121: First Mark
122:第三記號 122: The third sign
13:第二切割道 13: Second cutting path
131:第二記號 131: Second mark
132:第四記號 132: The fourth sign
14:第三切割道 14: The third cutting path
圖1至圖4為本發明之基板結構的實施例之不同變化態樣的局部頂視示意圖。 Figures 1 to 4 are partial top views of different variations of the substrate structure of the present invention.
圖5為本發明之基板結構實施例之一變化態樣的頂視示意圖。 Figure 5 is a top view schematic diagram of a variation of one embodiment of the substrate structure of the present invention.
圖6為本發明之基板結構實施例另一變化態樣的局部頂視示意圖。 Figure 6 is a partial top view schematic diagram of another variation of the substrate structure embodiment of the present invention.
以下藉由特定的具體實施例說明本發明之實施方式,熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。 The following is a specific and concrete example to illustrate the implementation of the present invention. People familiar with this technology can easily understand other advantages and effects of the present invention from the content disclosed in this manual.
須知,本說明書所附圖式所繪示之結構、比例、大小等,均僅用以配合說明書所揭示之內容,以供熟悉此技藝之人士之瞭解與閱讀,並 非用以限定本發明可實施之限定條件,故不具技術上之實質意義,任何結構之修飾、比例關係之改變或大小之調整,在不影響本發明所能產生之功效及所能達成之目的下,均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時,本說明書中所引用之如「上」、「下」、「一」、「第一」及「第二」等用語,亦僅為便於敘述之明瞭,而非用以限定本發明可實施之範圍,其相對關係之改變或調整,在無實質變更技術內容下,當亦視為本發明可實施之範疇。 It should be noted that the structures, proportions, sizes, etc. depicted in the drawings attached to this manual are only used to match the contents disclosed in the manual for people familiar with this technology to understand and read, and are not used to limit the conditions under which the present invention can be implemented. Therefore, they have no substantial technical significance. Any modification of the structure, change of the proportion relationship or adjustment of the size should still fall within the scope of the technical content disclosed by the present invention without affecting the effect and purpose that can be achieved by the present invention. At the same time, the terms such as "upper", "lower", "one", "first" and "second" used in this specification are only for the convenience of description, and are not used to limit the scope of implementation of the present invention. Changes or adjustments to their relative relationships, without substantial changes to the technical content, should also be regarded as the scope of implementation of the present invention.
圖1為本發明之基板結構的一實施例之局部頂視示意圖。如圖1所示,本實施例提供一種基板結構1,係包括:基板本體10;複數封裝區域11;複數第一切割道12;複數第二切割道13;複數第三切割道14,其與該些第一切割道12及該些第二切割道13共同劃分出該複數封裝區域11;第一記號121,其係位於一該第一切割道12上;以及第二記號131,其係位於一該第二切割道13,且該第二記號131外觀上相異於該第一記號121。
FIG1 is a partial top view schematic diagram of an embodiment of the substrate structure of the present invention. As shown in FIG1, the present embodiment provides a
本實施例中所示範之基板本體10可以是用於承載半導體晶片(圖未示)的具有核心層(core)之線路結構或無核心層(coreless)之線路結構的封裝基板(substrate)。以現今主流的半導體組件結構而言,基板本體10通常包含至少一介電層(圖未示)及結合於該介電層內之線路層(圖未示),例如是以線路重佈層(redistribution layer,簡稱RDL)之形式所形成的線路層。用以形成介電層之材質例如可以是聚對二唑苯(Polybenzoxazole,簡稱PBO)、聚醯亞胺(Polyimide,簡稱PI)、預浸材(prepreg)等之介電材。應可理解地,基板本體10也可為其它能夠承
載半導體晶片的物件,例如導線架、晶圓、矽中介板(silicon interposer)等之板材,但並不以上述為限。
The
基板本體10之一表面上定義有複數封裝區域11。以圖1所示之實施例而言,其中所示之基板本體10表面上包含有複數個封裝區域11。每一個封裝區域11可用於設置半導體晶片(圖未示)並封裝在該區域之表面上。
A plurality of
如圖1所示,基板本體10上界定有複數個第一切割道12、複數第二切割道13以及複數第三切割道14。該些第一切割道12與該些第二切割道13係彼此平行並交互間隔排列。該些第三切割道14則與該些第一切割道12及該些第二切割道13相交,且這三者共同劃分出該些封裝區域11。這些第一切割道12、第二切割道13以及第三切割道14就是未來在執行切單製程時要進行切割的路徑。由於該些封裝區域11就是由這些切割道共同劃分出來的,因此在沿著這些切割道完成切割之後,就能將該些封裝區域11各自分離成為一分立的物件。
As shown in FIG. 1 , a plurality of
該些第一切割道12與該些第二切割道13係彼此平行並交互間隔排列。在一實施例中是自基板本體10的左側開始計算排列順序,並將位於各奇數排的切割道定義成第一切割道12,且對應地將位於各偶數排的切割道界定成第二切割道13。但這只是為了後續在進行辨識時有遵循的依據而定義的排列順序。因此,其它實施例也可以依照相反順的序將位於各偶數排的切割道界定成第一切割道12,並對應地將位於各奇數排的切割道定義成第二切割道13,甚或是從基板本體10的另一端開始界定排序的起點。本發明對此均無特別的限制,但這必須在製程開始前將製程中所使用
的所有機台都依照相同的界定原則做好設定,如此才不會在不同製程階段間產生混淆及錯誤。
The
如圖1所示,在各第一切割道12上相鄰於各封裝區域11之角落處分別設置有一第一記號121。而在各第二切割道13相鄰於各封裝區域11的另一角落處則分別設置有一第二記號131,且第二記號131在外觀上相異於第一記號121。應可理解地,所謂外觀上之相異,可以是形狀上的不同,或者也可以是顏色上的不同,當然更可以是形狀與顏色之組合的差異,本實施例對此並無任何限制。
As shown in FIG1 , a
如圖1所示,本實施例中的每個第一記號121均為一個十字形的記號。而本實施例中的每一第二記號131則是由四個一字形圖案組成,且該些一字形圖案係沿著第二切割道13與第三切割道14兩兩相隔排列,因而在每一個第二切割道13與第三切割道14的交會處也形成一個近似十字形的圖案。
As shown in FIG. 1 , each
以下就以圖1所示的實施例來進行說明:假設現在圖中所示的方向即為基板結構1在各製程中的正確放置方向,那麼,很容易理解地,若是此基板結構1在機台上被順時針旋轉90度而錯誤地放置,則沿著每一個別之第一切割道12設置的第一記號121就會從目前圖1中所見的垂直排列而變成水平排列。各第二記號131的情況也是如此。而且,在順時鐘旋轉90度後,原本在左側第一排的第一切割道12以及設置於其上的該些第一記號121就會變成是位在頂端側的第一列。
The following is an example of the embodiment shown in FIG. 1: Assuming that the direction shown in the figure is the correct placement direction of the
反之,要是圖1中所示的基板結構1被逆時針地旋轉90度後錯誤地放置,則雖然各第一切割道12上的該些第一記號121以及各第二
切割道13上的該些第二記號131也會同樣地分別呈水平排列,但此時原本在左側第一排的第一切割道12與設置於其上的第一記號121就會變成位在靠近底端側的第一列。
On the contrary, if the
另外還有一種放置錯誤的情況是:當本實施例中的基板結構1在機台上被旋轉180度地錯誤放置時,每一第一切割道12上的該些第一記號121以及每一第二切割道13上的該些第二記號131仍然會是沿著垂直方向排列,但原本位於左側第一排的第一切割道12以及其上的該些第一記號121就會變成位在右側第一排。也就是第一切割道12及其上的第一記號121與第二切割道13及其上的第二記號131之間的相對位置會與基板結構1被正確放置時相反。
There is another situation of incorrect placement: when the
藉由上述對於各種錯誤放置狀況的分析結果,不管是作業人員或者是自動化的機台設備就可以經由觀察基板結構1上之該些第一記號121與該些第二記號131的排列方向與相對位置而輕易地判定本實施例中所提供的基板結構1是否已依正確的方向被放置。而在錯誤的放置情況發生時,也可很容易地判斷出是哪一種錯誤的狀況,以及其與正確的放置方向差距了多少角度,並因而可以很簡單地進行更正。
Through the above analysis results of various incorrect placement conditions, whether it is an operator or an automated machine device, it can easily determine whether the
圖2為本發明實施例之一變化態樣的局部頂視示意圖。如圖2所示,在此實施態樣中,每一個第一記號121都是一正方形的記號,而每一個第二記號131則是一個三角形記號。當然,將兩者的形狀對調也可以實施,只需在製程開始前界定清楚即可。
FIG2 is a partial top view of a variation of an embodiment of the present invention. As shown in FIG2, in this embodiment, each
另外,為了更加容易地進行判定,除了上述將第一切割道12上之第一記號121與第二切割道13上之第二記號131分別設定成不同外
觀之外,還可將各第一切割道12之寬度設置得與各第二切割道13之寬度不同。例如像是圖3中所例示的一樣將第一切割道12設置得較第二切割道13寬。如此一來,除了觀察第一記號121與第二記號131之外觀差異及/或排列以及相對位置來判斷基板結構1的放置方向外,還可再加上以對於第一切割道12與第二切割道13之寬度差異的觀察作為判斷條件,而可更加容易地進行判斷。
In addition, in order to make the judgment easier, in addition to setting the
圖4為本發明之基板結構1的實施例之再一變化態樣的局部頂視示意圖。在此實施態樣中,第一記號121與第二記號131係分別位於一封裝區域11的兩對角處。由於這樣的設置更增加了排列的不對稱性,因此同樣也可達到增加判斷的條件而使得判斷更為容易的效果。
FIG4 is a partial top view schematic diagram of another variation of the embodiment of the
圖5為本發明之基板結構1的實施例之另一變化態樣的頂視示意圖。在此實施態樣中,第一記號121僅被設置在靠近左側之第一個第一切割道12與靠近上方的第一個第三切割道14交會處,而第二記號131則僅被設置在基板本體10最右側之第二切割道13與位於最下方之第三切割道14交會處。也就是在基板本體10的表面上只分別設置一個第一記號121與一個第二記號131。這樣的配置能夠在設置最少的第一記號121與第二記號131的情況下達到相同的辨識效果。
FIG5 is a top view schematic diagram of another variation of the embodiment of the
請同時參閱圖1及圖6。除了上述只在基板本體10的一個表面上形成第一記號121與第二記號131的態樣之外,本發明之基板結構1還可進一步包括有:形成於該基板本體10的另一表面上的至少一第三記號122與至少一第四記號132。假設基板本體10其中一表面是如圖1所例示地形成有第一記號121與第二記號131,則如圖6所示,可再將第三記號
122形成於基板本體10之另一表面上對應於至少一第一切割道12上相鄰於一封裝區域11之角落處;並將第四記號132形成於基板本體10之另一表面上對應於至少一第二切割道13相鄰於一該封裝區域11之另一角落處。由於切割是將基板本體10完全切斷,因此基板本體10兩個表面上的各切割道與封裝區域11位置必定是完全對應的,僅有第一切割道12與第二切割道13的排列順序在這兩個相對的表面上看起來會是相反的。
Please refer to FIG. 1 and FIG. 6 at the same time. In addition to the above-mentioned state of forming the
如圖1及圖6所示,第四記號132在外觀上相異於第三記號122,同時,第三記號122與第四記號132中的至少一者在外觀上是相異於位於另一面的第一記號121及第二記號131。在本實施例中,圖6中之第四記號132之外觀就與圖1中之第一記號121、第二記號131均不相同,但第三記號122卻與圖1所示之第一記號121外觀相同。儘管如此,由於基板本體10兩面各記號之圖案組合不同,因此仍然能夠藉此分辨出基板本體10的兩個不同表面,並且無論是觀察那一個表面,都能藉由該表面上的第一記號121與第二記號131的組合或是第三記號122與第四記號132的組合達到辨別基板本體10之指向的目的。
As shown in FIG. 1 and FIG. 6 , the
綜上所述,本發明之主要是藉由在基板本體10表面之第一切割道12與第二切割道13上分別設置外觀不同的第一記號121及第二記號131,及/或在另一表面設置第三記號122與第四記號132,並藉由這些第一記號121與第二記號131及/或第三記號122與第四記號132之外觀差異以及相對位置或排列方式來辨識基板結構1之放置方向是否正確,避免因為放置方向錯誤而造成製程被錯誤執行並因此而導致產品失效的風險。同時也因為這些記號係被設置於切割道上,不需在基板本體10表面上特別
為其保留專屬空間,因而可大幅提高基板本體10表面之使用率,進而降低製造成本。
In summary, the present invention is mainly to respectively set a
上述實施例係用以例示性說明本發明之原理及其功效,而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下,對上述實施例進行修改。因此本發明之權利保護範圍,應如隨附之申請專利範圍所列。 The above embodiments are used to illustrate the principles and effects of the present invention, but are not used to limit the present invention. Anyone familiar with this technology can modify the above embodiments without violating the spirit and scope of the present invention. Therefore, the scope of protection of the present invention should be as listed in the attached patent application scope.
1:基板結構 1: Substrate structure
10:基板本體 10: Substrate body
11:封裝區域 11: Packaging area
12:第一切割道 12: First cutting path
121:第一記號 121: First Mark
13:第二切割道 13: Second cutting path
131:第二記號 131: Second mark
14:第三切割道 14: The third cutting path
Claims (8)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112146891A TWI865218B (en) | 2023-12-01 | 2023-12-01 | Substrate structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112146891A TWI865218B (en) | 2023-12-01 | 2023-12-01 | Substrate structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI865218B true TWI865218B (en) | 2024-12-01 |
| TW202524669A TW202524669A (en) | 2025-06-16 |
Family
ID=94769051
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112146891A TWI865218B (en) | 2023-12-01 | 2023-12-01 | Substrate structure |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI865218B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030101610A1 (en) * | 2001-11-30 | 2003-06-05 | Cheng-Hung Yu | Structure of an overlay mark and its dosimetry application |
| TWI267913B (en) * | 2005-09-23 | 2006-12-01 | Advanced Semiconductor Eng | Wafer dicing method |
| US20080011802A1 (en) * | 2006-07-14 | 2008-01-17 | Innolux Display Corp. | Cutting system for master liquid crystal panel having different alignment marks and method for cutting master liquid crystal panel |
| US20200294931A1 (en) * | 2017-12-28 | 2020-09-17 | Fuji Electric Co., Ltd. | Method of manufacturing semiconductor device |
| US20230326869A1 (en) * | 2022-04-08 | 2023-10-12 | Nanya Technology Corporation | Method for manufacturing semiconductor device structure with overlay marks |
-
2023
- 2023-12-01 TW TW112146891A patent/TWI865218B/en active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030101610A1 (en) * | 2001-11-30 | 2003-06-05 | Cheng-Hung Yu | Structure of an overlay mark and its dosimetry application |
| TWI267913B (en) * | 2005-09-23 | 2006-12-01 | Advanced Semiconductor Eng | Wafer dicing method |
| US20080011802A1 (en) * | 2006-07-14 | 2008-01-17 | Innolux Display Corp. | Cutting system for master liquid crystal panel having different alignment marks and method for cutting master liquid crystal panel |
| US20200294931A1 (en) * | 2017-12-28 | 2020-09-17 | Fuji Electric Co., Ltd. | Method of manufacturing semiconductor device |
| US20230326869A1 (en) * | 2022-04-08 | 2023-10-12 | Nanya Technology Corporation | Method for manufacturing semiconductor device structure with overlay marks |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202524669A (en) | 2025-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI742148B (en) | Alignment mark and measurement method thereof | |
| CN103000589A (en) | Semiconductor device, semiconductor wafer and method for manufacturing semiconductor device | |
| CN113594046B (en) | Semiconductor structure and method for forming the same | |
| JP2014096547A (en) | Semiconductor device and method of manufacturing the same | |
| US6777815B2 (en) | Configuration of conductive bumps and redistribution layer on a flip chip | |
| US8581397B2 (en) | Substrate for semiconductor package with improved bumping of chip bumps and contact pads and semiconductor package having the same | |
| US9754847B2 (en) | Circuit probing structures and methods for probing the same | |
| TWI865218B (en) | Substrate structure | |
| US20240021580A1 (en) | Semiconductor package including semiconductor chips stacked in staggered manner | |
| US12341111B2 (en) | Crackstop structures | |
| KR102341726B1 (en) | Semiconductor device | |
| US8390129B2 (en) | Semiconductor device with a plurality of mark through substrate vias | |
| TW202406070A (en) | Semiconductor device | |
| TWM631574U (en) | Flip chip bonding structure and circuit board thereof | |
| US11056435B2 (en) | Semiconductor package with chamfered pads | |
| JP2024511021A (en) | Semiconductor devices, memory devices, and memory systems | |
| KR20130047056A (en) | Semiconductor integrated circuit | |
| TWI796180B (en) | Electronic packaging and manufacturing method thereof | |
| US10043724B1 (en) | Using an integrated circuit die for multiple devices | |
| KR101076776B1 (en) | Overlay vernier and method for measuring overlay using the same | |
| KR102716123B1 (en) | Package substrate and semiconductor package including the same | |
| CN102097414B (en) | Semiconductor device with marked vias | |
| CN112394611B (en) | Mask plate and method of making three-dimensional memory | |
| KR20120068301A (en) | Semiconductor wafer and method for back grinding of the same | |
| KR20190009016A (en) | Semiconductor package including indicating pattern |