[go: up one dir, main page]

TWI865091B - Semiconductor device and installation method thereof - Google Patents

Semiconductor device and installation method thereof Download PDF

Info

Publication number
TWI865091B
TWI865091B TW112138568A TW112138568A TWI865091B TW I865091 B TWI865091 B TW I865091B TW 112138568 A TW112138568 A TW 112138568A TW 112138568 A TW112138568 A TW 112138568A TW I865091 B TWI865091 B TW I865091B
Authority
TW
Taiwan
Prior art keywords
semiconductor module
circuit structure
check
sensor
substrate
Prior art date
Application number
TW112138568A
Other languages
Chinese (zh)
Other versions
TW202516705A (en
Inventor
黃祥華
詹慕萱
劉奕堂
Original Assignee
矽品精密工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 矽品精密工業股份有限公司 filed Critical 矽品精密工業股份有限公司
Priority to TW112138568A priority Critical patent/TWI865091B/en
Priority to CN202311340667.1A priority patent/CN119786501A/en
Application granted granted Critical
Publication of TWI865091B publication Critical patent/TWI865091B/en
Publication of TW202516705A publication Critical patent/TW202516705A/en

Links

Images

Landscapes

  • Wire Bonding (AREA)

Abstract

The invention discloses a semiconductor device and installation method thereof. An inspection component is arranged on the side of a circuit structure of the semiconductor device, and therefore when a thermal head presses the semiconductor device down to a substrate, a height of the semiconductor device relative to the substrate can be detected, and the thermal head can be controlled to raise or press the semiconductor device for a predetermined distance. In this way, the height can be adjusted instantly while the thermal head presseing process is in progress to improve product accuracy and simplify the process.

Description

半導體模組及其設置方法 Semiconductor module and its setting method

本發明係有關一種半導體接置技術,尤指一種半導體模組及其設置方法。 The present invention relates to a semiconductor connection technology, in particular to a semiconductor module and its installation method.

隨著半導體技術的演進,半導體產品已開發出不同封裝產品型態。在將半導體裝置設置於基板上的製程中,該半導體裝置係藉由多數銲錫凸塊而將晶片的主動面電性連接至線路結構上,並於該線路結構另一表面上植設多數可作為輸入/輸出(I/O)端之導電元件,以透過該導電元件將該半導體裝置配置於該基板上。 With the evolution of semiconductor technology, semiconductor products have developed different packaging product types. In the process of placing a semiconductor device on a substrate, the semiconductor device electrically connects the active surface of the chip to the circuit structure through a plurality of solder bumps, and a plurality of conductive elements that can be used as input/output (I/O) terminals are implanted on the other surface of the circuit structure to configure the semiconductor device on the substrate through the conductive elements.

習知上,作為將該半導體裝置配置於該基板上的一種設置方式,可利用熱壓頭加熱並下壓該半導體裝置,從而使該半導體裝置藉由該導電元件與該基板接合。 As a method of placing the semiconductor device on the substrate, a heat press head can be used to heat and press down the semiconductor device, so that the semiconductor device is bonded to the substrate through the conductive element.

然而,在此過程中,由於該導電元件會受到該熱壓頭的加熱及下壓而熔化變形,因此該導電元件在受該熱壓頭的加熱及下壓後其高度會改變,進而會影響整體產品的尺寸。雖然可在熱壓加工完畢後,測量該導電元件的高度,以確認其是否符合需求,但如此會造成產品製造時間加長,而需耗費許多人力與時間,使得製造成本增加。 However, during this process, the conductive element will be heated and pressed down by the hot press head, causing it to melt and deform. Therefore, the height of the conductive element will change after being heated and pressed down by the hot press head, which will affect the size of the overall product. Although the height of the conductive element can be measured after the hot press process is completed to confirm whether it meets the requirements, this will prolong the product manufacturing time and consume a lot of manpower and time, increasing the manufacturing cost.

因此,如何克服上述習知技術之種種問題,實已成為目前業界亟待克服之難題。 Therefore, how to overcome the above-mentioned problems of known technology has become a difficult problem that the industry needs to overcome urgently.

鑑於上述習知技術之種種缺失,本發明係提供一種半導體模組,係包括:線路結構,係具有相對的第一側與第二側及鄰接於該第一側與該第二側的側邊;電子元件,係設於該線路結構之第一側上並電性連接該線路結構;導電元件,係設於該線路結構之第二側上並電性連接該線路結構;以及檢核元件,係設於該線路結構,並使該檢核元件外露於該線路結構之側邊。 In view of the various deficiencies of the above-mentioned prior art, the present invention provides a semiconductor module, comprising: a circuit structure having a first side and a second side opposite to each other and sides adjacent to the first side and the second side; an electronic element disposed on the first side of the circuit structure and electrically connected to the circuit structure; a conductive element disposed on the second side of the circuit structure and electrically connected to the circuit structure; and a check element disposed on the circuit structure, and the check element is exposed on the side of the circuit structure.

本發明復提供一種半導體模組之設置方法,係包括:提供一半導體模組及一基板,其中,該半導體模組係包括線路結構、電子元件、導電元件及檢核元件,該電子元件與該導電元件係分別設於該線路結構之相對的第一側與第二側並電性連接該線路結構,而該檢核元件係設於該線路結構並外露出鄰接於該第一側與該第二側的側邊;藉由一熱壓頭將該半導體模組往該基板移動;以及藉由一感測器感測該檢核元件,以感測該半導體模組相對於該基板之高度,並將感測結果傳送至控制系統。 The present invention further provides a method for setting a semiconductor module, comprising: providing a semiconductor module and a substrate, wherein the semiconductor module comprises a circuit structure, an electronic component, a conductive component and a check component, wherein the electronic component and the conductive component are respectively arranged on the first side and the second side opposite to the circuit structure and electrically connected to the circuit structure, and the check component is arranged on the circuit structure and exposed to the sides adjacent to the first side and the second side; moving the semiconductor module toward the substrate by a hot press; and sensing the check component by a sensor to sense the height of the semiconductor module relative to the substrate, and transmitting the sensing result to a control system.

前述之半導體模組及其設置方法中,該控制系統係依據該感測結果傳送指令至該熱壓頭,以使該熱壓頭將該半導體模組上升或下壓一預定距離。 In the aforementioned semiconductor module and its setting method, the control system transmits instructions to the hot pressing head according to the sensing result, so that the hot pressing head raises or presses the semiconductor module a predetermined distance.

前述之半導體模組及其設置方法中,該檢核元件係與該線路結構或與該導電元件同時製作。 In the aforementioned semiconductor module and its installation method, the check element is manufactured simultaneously with the circuit structure or the conductive element.

前述之半導體模組及其設置方法中,該檢核元件係環設於該線路結構之外側。 In the aforementioned semiconductor module and its installation method, the check element is arranged around the outside of the circuit structure.

前述之半導體模組及其設置方法中,該感測器係紅外線感測器或影像擷取鏡頭感測器。 In the aforementioned semiconductor module and its installation method, the sensor is an infrared sensor or an image capture lens sensor.

前述之半導體模組及其設置方法中,該檢核元件係金屬材質。 In the aforementioned semiconductor module and its installation method, the check element is made of metal material.

前述之半導體模組及其設置方法中,該控制系統係電腦。 In the aforementioned semiconductor module and its setting method, the control system is a computer.

由上述可知,本發明之半導體模組及其設置方法中,主要是藉由於半導體模組的線路結構之側邊配置檢核元件,以於熱壓頭將半導體模組下壓至基板時,藉由感測檢核元件判斷半導體模組相對於基板之高度,來控制熱壓頭將半導體模組上升或下壓一預定距離。藉此,可在熱壓加工進行的當下即時調整高度,故相較於習知的半導體裝置,可提升產品精準度並簡化作業流程。 As can be seen from the above, the semiconductor module and its installation method of the present invention mainly configures a check element on the side of the circuit structure of the semiconductor module, so that when the hot press head presses the semiconductor module down to the substrate, the height of the semiconductor module relative to the substrate is judged by the sensing check element, and the hot press head is controlled to raise or press the semiconductor module down a predetermined distance. In this way, the height can be adjusted in real time during the hot press process, so compared with the known semiconductor device, the product accuracy can be improved and the operation process can be simplified.

1:半導體模組 1:Semiconductor module

2:基板 2: Substrate

3:熱壓頭 3: Hot press head

4:感測器 4: Sensor

5:控制系統 5: Control system

10:線路結構 10: Circuit structure

10a:第一側 10a: First side

10b:第二側 10b: Second side

10c:側邊 10c: Side

11:電子元件 11: Electronic components

11a:作用面 11a: Action surface

11b:非作用面 11b: Non-active surface

110:導電凸塊 110: Conductive bump

111:底膠 111: Base glue

12:檢核元件 12: Check components

13:封裝層 13: Packaging layer

14:導電元件 14: Conductive element

140:金屬柱 140:Metal column

141:金屬凸塊 141: Metal bump

H:高度 H: Height

圖1係為本發明之半導體模組之剖面示意圖。 Figure 1 is a schematic cross-sectional view of the semiconductor module of the present invention.

圖2係為本發明之半導體模組設置於基板之示意圖。 Figure 2 is a schematic diagram of the semiconductor module of the present invention being arranged on a substrate.

以下藉由特定的具體實施例說明本發明之實施方式,熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其它優點及功效。 The following is a specific and concrete example to illustrate the implementation of the present invention. People familiar with this technology can easily understand the other advantages and effects of the present invention from the content disclosed in this manual.

須知,本說明書所附圖式所繪示之結構、比例、大小等,均僅用以配合說明書所揭示之內容,以供熟悉此技藝之人士之瞭解與閱讀,並 非用以限定本發明可實施之限定條件,故不具技術上之實質意義,任何結構之修飾、比例關係之改變或大小之調整,在不影響本發明所能產生之功效及所能達成之目的下,均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時,本說明書中所引用之如「上」、「下」、「一」、「第一」及「第二」等用語,亦僅為便於敘述之明瞭,而非用以限定本發明可實施之範圍,其相對關係之改變或調整,在無實質變更技術內容下,當亦視為本發明可實施之範疇。 It should be noted that the structures, proportions, sizes, etc. depicted in the drawings attached to this manual are only used to match the contents disclosed in the manual for people familiar with this technology to understand and read, and are not used to limit the conditions under which the present invention can be implemented. Therefore, they have no substantial technical significance. Any modification of the structure, change of the proportion relationship or adjustment of the size should still fall within the scope of the technical content disclosed by the present invention without affecting the effect and purpose that can be achieved by the present invention. At the same time, the terms such as "upper", "lower", "one", "first" and "second" used in this specification are only for the convenience of description, and are not used to limit the scope of implementation of the present invention. Changes or adjustments to their relative relationships, without substantial changes to the technical content, should also be regarded as the scope of implementation of the present invention.

圖1係為本發明之半導體模組1之剖面示意圖。如圖1所示,本實施例之半導體模組1係包含:線路結構10、至少一電子元件11、檢核元件12、封裝層13及導電元件14。 FIG1 is a schematic cross-sectional view of the semiconductor module 1 of the present invention. As shown in FIG1 , the semiconductor module 1 of the present embodiment includes: a circuit structure 10, at least one electronic component 11, a check component 12, a packaging layer 13 and a conductive component 14.

所述之線路結構10可為如具有核心層與線路部之封裝基板(substrate)或無核心層(coreless)之線路結構。於本實施例中,該線路結構10係包含至少一介電層及結合該介電層之線路層,如扇出(fan out)型重佈線路層(redistribution layer,簡稱RDL)規格。但應可理解地,該線路結構10亦可為其它可供承載晶片之承載單元,如導線架(lead frame)、晶圓(wafer)、矽中介板(silicon interposer)、或其它具有金屬佈線(routing)之板體等,並不限於上述。此外,該線路結構10係具有相對之第一側10a與第二側10b及鄰接該第一側10a與該第二側10b之側邊10c。 The circuit structure 10 may be a package substrate (substrate) having a core layer and a circuit portion or a circuit structure without a core layer (coreless). In the present embodiment, the circuit structure 10 includes at least one dielectric layer and a circuit layer combined with the dielectric layer, such as a fan-out type redistribution layer (RDL) specification. However, it should be understood that the circuit structure 10 may also be other carrier units for carrying chips, such as a lead frame, a wafer, a silicon interposer, or other boards with metal routing, etc., and is not limited to the above. In addition, the circuit structure 10 has a first side 10a and a second side 10b opposite to each other and a side 10c adjacent to the first side 10a and the second side 10b.

所述之至少一電子元件11係透過複數導電凸塊110設於該線路結構10之第一側10a上,並將如底膠111之包覆層填充形成於該線路結構10之第一側10a與該電子元件11之間,以包覆該些導電凸塊110。於本實施例中,係顯示將兩個電子元件11設置於該線路結構10上,但於該線路結構10上可接置所需類型及數量之電子元件11,並不限於上述。 The at least one electronic component 11 is disposed on the first side 10a of the circuit structure 10 through a plurality of conductive bumps 110, and a coating layer such as a primer 111 is filled and formed between the first side 10a of the circuit structure 10 and the electronic component 11 to cover the conductive bumps 110. In this embodiment, two electronic components 11 are disposed on the circuit structure 10, but the desired type and quantity of electronic components 11 can be placed on the circuit structure 10, and are not limited to the above.

再者,該電子元件11係為主動元件、被動元件或其二者組合,且該主動元件係例如半導體晶片,而該被動元件係例如電阻、電容及電感。於本實施例中,該電子元件11係為半導體晶片,其具有相對之作用面11a與非作用面11b,且該作用面11a具有複數電極墊(未圖示),以令該些電極墊藉由複數如銲錫材料之導電凸塊110以覆晶方式結合及電性連接該線路結構10之線路層。 Furthermore, the electronic component 11 is an active component, a passive component or a combination of the two, and the active component is, for example, a semiconductor chip, and the passive component is, for example, a resistor, a capacitor and an inductor. In this embodiment, the electronic component 11 is a semiconductor chip, which has an active surface 11a and an inactive surface 11b opposite to each other, and the active surface 11a has a plurality of electrode pads (not shown), so that the electrode pads are flip-chip bonded and electrically connected to the circuit layer of the circuit structure 10 through a plurality of conductive bumps 110 such as solder materials.

於其它實施例中,該電子元件11亦可藉由複數銲線以打線方式電性連接該線路結構10之線路層;或者,該電子元件11可直接接觸該線路結構10之線路層。應可理解地,有關電子元件11電性連接該線路結構10之方式繁多,並不限於上述。 In other embodiments, the electronic component 11 can also be electrically connected to the circuit layer of the circuit structure 10 by bonding multiple wires; or, the electronic component 11 can directly contact the circuit layer of the circuit structure 10. It should be understood that there are many ways to electrically connect the electronic component 11 to the circuit structure 10, and they are not limited to the above.

所述之檢核元件12係設於該線路結構10,例如設於該線路結構10之側邊10c,使該檢核元件12可外露於該線路結構10之側邊10c,使後述之感測器4易於感測該檢核元件12。 The check element 12 is disposed on the circuit structure 10, for example, on the side 10c of the circuit structure 10, so that the check element 12 can be exposed on the side 10c of the circuit structure 10, so that the sensor 4 described later can easily sense the check element 12.

於本實施例中,該檢核元件12係環設於該線路結構10之外周,但於其它實施例中,只要能夠讓該感測器4容易地感測到該檢核元件12即可,亦可僅於該線路結構10之一側設置該檢核元件12,並不限於上述。再者,該檢核元件12係由金屬材質或可使該感測器4輕易辨識的材質所構成。另外,於一實施例中,該檢核元件12可於製作該線路結構10之線路層時一同製作,例如該檢核元件12可為形成於該線路結構10周圍之金屬塊,而無需增加製作流程。 In this embodiment, the check element 12 is arranged around the outer periphery of the circuit structure 10, but in other embodiments, as long as the sensor 4 can easily sense the check element 12, the check element 12 can also be arranged on only one side of the circuit structure 10, and is not limited to the above. Furthermore, the check element 12 is made of metal material or a material that can be easily identified by the sensor 4. In addition, in one embodiment, the check element 12 can be manufactured together with the circuit layer of the circuit structure 10, for example, the check element 12 can be a metal block formed around the circuit structure 10, without adding a manufacturing process.

所述之封裝層13係形成於該線路結構10之第一側10a上,以令該封裝層13包覆該電子元件11。於本實施例中,該封裝層13係外露該電子元件11之非作用面11b,但該封裝層13亦可將該電子元件11完全包覆住而不外露該電子元件11之非作用面11b。 The packaging layer 13 is formed on the first side 10a of the circuit structure 10 so that the packaging layer 13 covers the electronic component 11. In this embodiment, the packaging layer 13 exposes the inactive surface 11b of the electronic component 11, but the packaging layer 13 can also completely cover the electronic component 11 without exposing the inactive surface 11b of the electronic component 11.

於本實施例中,該封裝層13係為絕緣材,如聚醯亞胺(polyimide,簡稱PI)、乾膜(dry film)、如環氧樹脂(epoxy)之封裝膠體或封裝材(molding compound)。例如,該封裝層13之製程可選擇液態封膠(liquid compound)、噴塗(injection)、壓合(lamination)或模壓(compression molding)等方式形成於該線路結構10之第一側10a上。 In this embodiment, the packaging layer 13 is an insulating material, such as polyimide (PI), dry film, packaging glue such as epoxy, or molding compound. For example, the packaging layer 13 can be formed on the first side 10a of the circuit structure 10 by a process such as liquid compound, injection, lamination, or compression molding.

所述之導電元件14係設於該線路結構10之第二側10b。該導電元件14可為複數如銅柱之金屬柱、包覆有絕緣塊之金屬凸塊、銲球(solder ball)、具有核心銅球(Cu core ball)之銲球或其它導電構造等。於本實施例中,該導電元件14包含有金屬柱140(如銅柱)及形成於該金屬柱140上之金屬凸塊141(如銲球)。另外,於一實施例中,該檢核元件12亦可選擇於製作該導電元件14時一同製作於該線路結構10上,而無需增加製作流程。 The conductive element 14 is disposed on the second side 10b of the circuit structure 10. The conductive element 14 can be a plurality of metal pillars such as copper pillars, metal bumps coated with insulating blocks, solder balls, solder balls with core copper balls (Cu core balls) or other conductive structures. In this embodiment, the conductive element 14 includes a metal pillar 140 (such as a copper pillar) and a metal bump 141 (such as a solder ball) formed on the metal pillar 140. In addition, in one embodiment, the check element 12 can also be selectively manufactured on the circuit structure 10 when manufacturing the conductive element 14, without increasing the manufacturing process.

藉由上述設計,本發明可將半導體模組1有效率且準確地設置於基板上,其設置方式將在下文中詳細說明。 Through the above design, the present invention can efficiently and accurately set the semiconductor module 1 on the substrate, and its setting method will be described in detail below.

圖2係為本發明將半導體模組1設置於基板2上之示意圖。如圖2所示,用於將該半導體模組1設置於該基板2的設備係包含:熱壓頭3、感測器4及控制系統5。 FIG2 is a schematic diagram of the present invention for placing the semiconductor module 1 on the substrate 2. As shown in FIG2, the equipment for placing the semiconductor module 1 on the substrate 2 includes: a hot press head 3, a sensor 4 and a control system 5.

所述之熱壓頭3係接收該控制系統5之指令,以基於該控制系統5之指令來對該半導體模組1進行加熱及升降。其中,該熱壓頭3可藉由有線或無線方式通訊連接該控制系統5以接收指令,對此本發明並沒有特別限制。 The heat press head 3 receives the command of the control system 5 to heat and lift the semiconductor module 1 based on the command of the control system 5. The heat press head 3 can be connected to the control system 5 by wired or wireless communication to receive the command, and the present invention has no special limitation on this.

再者,該熱壓頭3可以夾持或吸附等方式移動該半導體模組1,且其至少具有加熱及升降該半導體模組1之功能。詳細而言,藉由該熱 壓頭3的加熱該半導體模組1可使該導電元件14熔化,從而可藉由該熔化的導電元件14將該半導體模組1接合於該基板2上。並且,該熱壓頭3係至少能夠沿垂直方向上下移動,以對該半導體模組1進行下壓或上升。於其它實施例中,該熱壓頭3亦可設置為能夠沿水平方向左右移動,從而可自他處將該半導體模組1搬動到該基板2之上方,並不限於上述。 Furthermore, the hot press head 3 can move the semiconductor module 1 by clamping or adsorption, and it has at least the function of heating and lifting the semiconductor module 1. In detail, the hot press head 3 heats the semiconductor module 1 to melt the conductive element 14, so that the semiconductor module 1 can be bonded to the substrate 2 by the melted conductive element 14. In addition, the hot press head 3 can at least move up and down in the vertical direction to press down or lift the semiconductor module 1. In other embodiments, the hot press head 3 can also be configured to be able to move left and right in the horizontal direction, so that the semiconductor module 1 can be moved from another place to the top of the substrate 2, and is not limited to the above.

所述之感測器4係紅外線感測器或影像感測器,其係設於該基板2上方側邊,以對位於該基板2上方的該半導體模組1之檢核元件12進行感測,並將感測結果傳送至該控制系統5。其中,該感測器4可藉由有線或無線方式通訊連接該控制系統5以傳送該感測結果,對此本發明並沒有特別限制。 The sensor 4 is an infrared sensor or an image sensor, which is disposed on the upper side of the substrate 2 to sense the check element 12 of the semiconductor module 1 located above the substrate 2 and transmit the sensing result to the control system 5. The sensor 4 can be connected to the control system 5 by wired or wireless communication to transmit the sensing result, and the present invention has no special limitation on this.

所述之控制系統5係電腦,使用者可事先將相關數據輸入於該控制系統5中,該控制系統5自該感測器4接收該感測結果後,可依據使用者所輸入的數據,對該感測結果進行分析判斷,從而輸出指令至該熱壓頭3。 The control system 5 is a computer. The user can input relevant data into the control system 5 in advance. After receiving the sensing result from the sensor 4, the control system 5 can analyze and judge the sensing result according to the data input by the user, and then output instructions to the hot pressing head 3.

以下係依序詳細說明將半導體模組1設置於基板2的作業流程。首先,係提供如上所述之半導體模組1及基板2,並將該半導體模組1置於該基板2之上方。 The following is a detailed description of the process of placing the semiconductor module 1 on the substrate 2. First, the semiconductor module 1 and the substrate 2 as described above are provided, and the semiconductor module 1 is placed on the substrate 2.

再者,該熱壓頭3係於該半導體模組1之上方對其進行加熱及下壓,該半導體模組1之導電元件14受該熱壓頭3之加熱而熔化,從而與該基板2接合。並且,由於該熱壓頭3之下壓力,該熔化的導電元件14產生形變而被壓扁,換言之,該導電元件14之高度H會根據該熱壓頭3下壓的距離而改變。 Furthermore, the hot press head 3 heats and presses the semiconductor module 1 from above, and the conductive element 14 of the semiconductor module 1 is melted by the heat of the hot press head 3, thereby bonding with the substrate 2. Moreover, due to the downward pressure of the hot press head 3, the melted conductive element 14 is deformed and flattened. In other words, the height H of the conductive element 14 changes according to the downward pressing distance of the hot press head 3.

接著,該感測器4係感測該檢核元件12的位置,並基於該檢核元件12的位置,算出該檢核元件12與該基板2之間的距離,即該導電元件14之高度H。此處,該感測器4可將該檢核元件12的位置作為感測結果傳送至該控制系統5,並由該控制系統5計算該導電元件14之高度H,或者,該感測器4亦可內設有運算功能,而將計算好的該導電元件14之高度H作為感測結果傳送至該控制系統5,對此本發明並沒有特別限制。 Next, the sensor 4 senses the position of the check element 12, and based on the position of the check element 12, calculates the distance between the check element 12 and the substrate 2, that is, the height H of the conductive element 14. Here, the sensor 4 can transmit the position of the check element 12 as a sensing result to the control system 5, and the control system 5 calculates the height H of the conductive element 14, or the sensor 4 can also have a calculation function built in, and transmit the calculated height H of the conductive element 14 as a sensing result to the control system 5, and the present invention is not particularly limited to this.

該控制系統5接收到該感測結果後,可依據使用者事先輸入的數據,對該感測結果進行分析,並輸出與該分析結果相對應的指令至該熱壓頭3。 After receiving the sensing result, the control system 5 can analyze the sensing result according to the data input by the user in advance, and output the instruction corresponding to the analysis result to the hot pressing head 3.

具體而言,當所感測到的該導電元件14之高度H高於預定高度時,則該控制系統5計算所感測到的該導電元件14之高度H與預定高度之間的差,以輸出指令至該熱壓頭3,使該熱壓頭3繼續下壓該半導體模組1預定距離,且該預定距離可設定為上述所感測到的該導電元件14之高度H與預定高度之間的差。 Specifically, when the height H of the conductive element 14 sensed is higher than the predetermined height, the control system 5 calculates the difference between the height H of the conductive element 14 sensed and the predetermined height, and outputs a command to the thermal press head 3, so that the thermal press head 3 continues to press down the semiconductor module 1 by a predetermined distance, and the predetermined distance can be set to the difference between the height H of the conductive element 14 sensed and the predetermined height.

再者,當所感測到的該導電元件14之高度H低於預定高度時,則該控制系統5計算所感測到的該導電元件14之高度H與預定高度之間的差,以輸出指令至該熱壓頭3,使該熱壓頭3將該半導體模組1上升預定距離,且該預定距離可設定為上述所感測到的該導電元件14之高度H與預定高度之間的差。 Furthermore, when the height H of the conductive element 14 sensed is lower than a predetermined height, the control system 5 calculates the difference between the height H of the conductive element 14 sensed and the predetermined height, and outputs a command to the thermal press head 3, so that the thermal press head 3 raises the semiconductor module 1 by a predetermined distance, and the predetermined distance can be set to the difference between the height H of the conductive element 14 sensed and the predetermined height.

在該熱壓頭3下壓或上升該半導體模組1後,該感測器4可再次感測該檢核元件12的位置,並輸出感測結果至該控制系統5,若該控制系統5分析後判斷所感測到的該導電元件14之高度H仍然不等於預定 高度,則重複上述步驟。當所感測到的該導電元件14之高度H等於預定高度時,則該控制系統5輸出停止的指令,從而完成將該半導體模組1設置於該基板2的加工作業。 After the hot press head 3 presses down or raises the semiconductor module 1, the sensor 4 can sense the position of the check element 12 again and output the sensing result to the control system 5. If the control system 5 determines after analysis that the height H of the sensed conductive element 14 is still not equal to the predetermined height, the above steps are repeated. When the height H of the sensed conductive element 14 is equal to the predetermined height, the control system 5 outputs a stop command, thereby completing the processing of placing the semiconductor module 1 on the substrate 2.

藉由上述半導體模組1之設置方法,可在進行熱壓加工的當下,即有效率且準確地控制該半導體模組1與該基板2之間的接合,使該半導體模組1之導電元件14之高度H符合預定高度,從而使整個產品符合預定尺寸。 By using the above-mentioned method for setting the semiconductor module 1, the bonding between the semiconductor module 1 and the substrate 2 can be efficiently and accurately controlled during the hot pressing process, so that the height H of the conductive element 14 of the semiconductor module 1 meets the predetermined height, thereby making the entire product meet the predetermined size.

綜上所述,本發明之半導體模組及其設置方法,主要是藉由於半導體模組的線路結構配置檢核元件,以於熱壓頭將半導體模組下壓至基板時,藉由感測檢核元件判斷半導體模組相對於基板之高度,來控制熱壓頭將半導體模組上升或下壓一預定距離。藉此,可在熱壓加工進行的當下即時調整高度,故可提升產品精準度並簡化作業流程。 In summary, the semiconductor module and its installation method of the present invention mainly configures the circuit structure of the semiconductor module with a check element, so that when the hot press head presses the semiconductor module down to the substrate, the height of the semiconductor module relative to the substrate is judged by the sensing check element, so as to control the hot press head to raise or press the semiconductor module down a predetermined distance. In this way, the height can be adjusted in real time during the hot press process, thereby improving the product accuracy and simplifying the operation process.

上述實施例係用以例示性說明本發明之原理及其功效,而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下,對上述實施例進行修改。因此本發明之權利保護範圍,應如隨附之申請專利範圍所列。 The above embodiments are used to illustrate the principles and effects of the present invention, but are not used to limit the present invention. Anyone familiar with this technology can modify the above embodiments without violating the spirit and scope of the present invention. Therefore, the scope of protection of the present invention should be as listed in the attached patent application scope.

1:半導體模組 1:Semiconductor module

2:基板 2: Substrate

3:熱壓頭 3: Hot press head

4:感測器 4: Sensor

5:控制系統 5: Control system

10:線路結構 10: Circuit structure

10a:第一側 10a: First side

10b:第二側 10b: Second side

10c:側邊 10c: Side

11:電子元件 11: Electronic components

12:檢核元件 12: Check components

13:封裝層 13: Packaging layer

14:導電元件 14: Conductive element

H:高度 H: Height

Claims (12)

一種半導體模組,係包括:線路結構,係具有相對的第一側與第二側及鄰接於該第一側與該第二側的側邊;電子元件,係設於該線路結構之第一側上並電性連接該線路結構;導電元件,係設於該線路結構之第二側上並電性連接該線路結構;以及檢核元件,係設於該線路結構,並使該檢核元件外露於該線路結構之側邊,且該檢核元件用於供感測器感測。 A semiconductor module includes: a circuit structure having a first side and a second side opposite to each other and sides adjacent to the first side and the second side; an electronic element disposed on the first side of the circuit structure and electrically connected to the circuit structure; a conductive element disposed on the second side of the circuit structure and electrically connected to the circuit structure; and a check element disposed on the circuit structure and exposed on the side of the circuit structure, and the check element is used for sensing by a sensor. 如請求項1所述之半導體模組,其中,該檢核元件係與該線路結構或與該導電元件同時製作。 A semiconductor module as described in claim 1, wherein the check element is manufactured simultaneously with the circuit structure or the conductive element. 如請求項1所述之半導體模組,其中,該檢核元件係環設於該線路結構之外側。 A semiconductor module as described in claim 1, wherein the check element is arranged around the outside of the circuit structure. 如請求項1所述之半導體模組,其中,該檢核元件係由紅外線感測器或影像擷取鏡頭感測器進行感測。 A semiconductor module as described in claim 1, wherein the verification element is sensed by an infrared sensor or an image capture lens sensor. 如請求項1所述之半導體模組,其中,該檢核元件係金屬材質。 A semiconductor module as described in claim 1, wherein the check element is made of metal material. 一種半導體模組之設置方法,係包括:提供一半導體模組及一基板,其中,該半導體模組係包括線路結構、電子元件、導電元件及檢核元件,該電子元件與該導電元件係分別設於該線路結構之相對的第一側與第二側並電性連接該線路結構,而該檢核元件係設於該線路結構並外露出鄰接於該第一側與該第二側的側邊; 藉由一熱壓頭將該半導體模組往該基板移動;以及藉由一感測器感測該檢核元件,並將感測結果傳送至一控制系統。 A method for setting up a semiconductor module includes: providing a semiconductor module and a substrate, wherein the semiconductor module includes a circuit structure, an electronic component, a conductive component and a check component, wherein the electronic component and the conductive component are respectively arranged on the first side and the second side opposite to the circuit structure and electrically connected to the circuit structure, and the check component is arranged on the circuit structure and exposed to the side adjacent to the first side and the second side; Moving the semiconductor module toward the substrate by a hot press head; and sensing the check component by a sensor, and transmitting the sensing result to a control system. 如請求項6所述之半導體模組之設置方法,其中,該控制系統係依據該感測結果傳送指令至該熱壓頭,以使該熱壓頭將該半導體模組上升或下壓一預定距離。 A method for setting up a semiconductor module as described in claim 6, wherein the control system transmits instructions to the hot pressing head based on the sensing result, so that the hot pressing head raises or presses the semiconductor module a predetermined distance. 如請求項6所述之半導體模組之設置方法,其中,該檢核元件係與該線路結構或與該導電元件同時製作。 A method for setting up a semiconductor module as described in claim 6, wherein the check element is manufactured simultaneously with the circuit structure or the conductive element. 如請求項6所述之半導體模組之設置方法,其中,該檢核元件係環設於該線路結構之外側。 A method for setting up a semiconductor module as described in claim 6, wherein the check element is arranged around the outside of the circuit structure. 如請求項6所述之半導體模組之設置方法,其中,該感測器係紅外線感測器或影像擷取鏡頭感測器。 A method for setting up a semiconductor module as described in claim 6, wherein the sensor is an infrared sensor or an image capture lens sensor. 如請求項6所述之半導體模組之設置方法,其中,該檢核元件係金屬材質。 A method for setting up a semiconductor module as described in claim 6, wherein the check element is made of metal material. 如請求項6所述之半導體模組之設置方法,其中,該控制系統係電腦。 A method for setting up a semiconductor module as described in claim 6, wherein the control system is a computer.
TW112138568A 2023-10-06 2023-10-06 Semiconductor device and installation method thereof TWI865091B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW112138568A TWI865091B (en) 2023-10-06 2023-10-06 Semiconductor device and installation method thereof
CN202311340667.1A CN119786501A (en) 2023-10-06 2023-10-17 Semiconductor module and method for installing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW112138568A TWI865091B (en) 2023-10-06 2023-10-06 Semiconductor device and installation method thereof

Publications (2)

Publication Number Publication Date
TWI865091B true TWI865091B (en) 2024-12-01
TW202516705A TW202516705A (en) 2025-04-16

Family

ID=94769201

Family Applications (1)

Application Number Title Priority Date Filing Date
TW112138568A TWI865091B (en) 2023-10-06 2023-10-06 Semiconductor device and installation method thereof

Country Status (2)

Country Link
CN (1) CN119786501A (en)
TW (1) TWI865091B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW202316598A (en) * 2021-10-13 2023-04-16 矽品精密工業股份有限公司 Electronic package and manufacturing method thereof
TW202339248A (en) * 2022-01-24 2023-10-01 南韓商三星顯示器有限公司 Display device, manufacturing method of the same and tiled display device including the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW202316598A (en) * 2021-10-13 2023-04-16 矽品精密工業股份有限公司 Electronic package and manufacturing method thereof
TW202339248A (en) * 2022-01-24 2023-10-01 南韓商三星顯示器有限公司 Display device, manufacturing method of the same and tiled display device including the same

Also Published As

Publication number Publication date
CN119786501A (en) 2025-04-08
TW202516705A (en) 2025-04-16

Similar Documents

Publication Publication Date Title
US8377745B2 (en) Method of forming a semiconductor device
TW201327731A (en) Method of packaging components and packaging semiconductor dies on a package
TWI660476B (en) Package structure and method of manufacture
TWI529883B (en) Package stack structure and preparation method thereof and coreless layer package substrate and preparation method thereof
TWI567886B (en) Chip package structure and chip package structure manufacturing method
TWI666743B (en) Sensor package and method of manufacturing the same
TWI740305B (en) Electronic package and manufacturing method thereof
TW202042351A (en) Electronic package and manufacturing method thereof
TWI649839B (en) Electronic package and substrate structure thereof
US9449949B2 (en) Method for manufacturing semiconductor device and semiconductor device
TW202303881A (en) Electronic package and manufacturing method thereof
TWM455255U (en) Package substrate with interposer and package structure thereof
TWI666739B (en) Method of manufacturing a semiconductor device
CN105845638A (en) Electronic packaging structure
CN107123631B (en) Electronic package, semiconductor substrate thereof and manufacturing method
CN109585403B (en) Sensor package and method of making the same
TWI865091B (en) Semiconductor device and installation method thereof
TWI549201B (en) Package structure and its manufacturing method
TW202310310A (en) Semiconductor package, method of bonding workpieces and method of manufacturing semiconductor package
TWI807348B (en) Flip chip process and bonding equipment
CN101211792A (en) Semiconductor package and manufacturing method and stacking structure thereof
TW201205693A (en) Packaging method for semiconductor element
TWI612650B (en) Electronic package structure
TW201415602A (en) Method of forming package stack structure
KR101123800B1 (en) Semiconductor package