TWI863449B - Display driving circuit - Google Patents
Display driving circuit Download PDFInfo
- Publication number
- TWI863449B TWI863449B TW112127522A TW112127522A TWI863449B TW I863449 B TWI863449 B TW I863449B TW 112127522 A TW112127522 A TW 112127522A TW 112127522 A TW112127522 A TW 112127522A TW I863449 B TWI863449 B TW I863449B
- Authority
- TW
- Taiwan
- Prior art keywords
- output
- switch
- terminal
- operational amplifier
- input
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/0416—Control or interface arrangements specially adapted for digitisers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Human Computer Interaction (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
本發明係與顯示器有關,特別是關於一種顯示驅動電路。The present invention relates to a display, and more particularly to a display driving circuit.
如圖1所示,為了使具有觸控功能的顯示面板PL能接收到良好的觸控訊號,顯示驅動電路1需透過開關來輸出同驅訊號VCOM至顯示面板PL,並使顯示面板PL產生相同的同驅訊號VCOM。As shown in FIG. 1 , in order for the display panel PL with a touch function to receive a good touch signal, the
然而,若同驅訊號VCOM僅透過位於第一運算放大器OA1與第二運算放大器OA2之後的開關來推動整個顯示面板PL的資料線的電阻電容(RC)負載,其驅動能力顯然不足而造成同驅訊號VCOM失真,導致顯示面板PL接收觸控訊號時會有些失真,有待進一步改善。However, if the drive signal VCOM only drives the resistor and capacitor (RC) load of the data line of the entire display panel PL through the switch located after the first operational amplifier OA1 and the second operational amplifier OA2, its driving ability is obviously insufficient, causing the drive signal VCOM to be distorted, resulting in some distortion when the display panel PL receives the touch signal, which needs further improvement.
因此,本發明提出一種顯示驅動電路,藉以有效解決先前技術所遭遇到的上述問題。Therefore, the present invention proposes a display driving circuit to effectively solve the above problems encountered by the prior art.
根據本發明的一較佳具體實施例為一種顯示驅動電路。於此實施例中,顯示驅動電路耦接顯示面板。顯示驅動電路包括第一輸入開關、第一運算放大器、第二輸入開關、第二運算放大器、第一輸出電路及第二輸出電路。第一輸入開關耦接同驅訊號。第一運算放大器對應於第一通道且具有第一輸入端、第二輸入端及第一輸出端。第一輸入端耦接第一輸入開關且第二輸入端耦接第一輸出端。第一輸出端輸出第一輸出訊號。第二輸入開關耦接同驅訊號。第二運算放大器對應於第二通道且具有第三輸入端、第四輸入端及第二輸出端。第三輸入端耦接第二輸入開關且第四輸入端耦接第二輸出端。第二輸出端輸出第二輸出訊號。第一輸出電路耦接第一運算放大器的第一輸出端,用以選擇性透過第一通道或第二通道輸出第一輸出訊號至顯示面板。第二輸出電路耦接第二運算放大器的第二輸出端,用以選擇性透過第一通道或第二通道輸出第二輸出訊號至顯示面板。A preferred specific embodiment of the present invention is a display drive circuit. In this embodiment, the display drive circuit is coupled to a display panel. The display drive circuit includes a first input switch, a first operational amplifier, a second input switch, a second operational amplifier, a first output circuit and a second output circuit. The first input switch is coupled to a same-drive signal. The first operational amplifier corresponds to a first channel and has a first input terminal, a second input terminal and a first output terminal. The first input terminal is coupled to the first input switch and the second input terminal is coupled to the first output terminal. The first output terminal outputs a first output signal. The second input switch is coupled to the same-drive signal. The second operational amplifier corresponds to a second channel and has a third input terminal, a fourth input terminal and a second output terminal. The third input terminal is coupled to the second input switch and the fourth input terminal is coupled to the second output terminal. The second output terminal outputs a second output signal. The first output circuit is coupled to the first output terminal of the first operational amplifier, and is used to selectively output the first output signal to the display panel through the first channel or the second channel. The second output circuit is coupled to the second output terminal of the second operational amplifier, and is used to selectively output the second output signal to the display panel through the first channel or the second channel.
於一實施例中,顯示驅動電路還包括緩衝器,其具有第五輸入端、第六輸入端及第三輸出端。第五輸入端耦接同驅訊號且第六輸入端耦接第三輸出端。第三輸出端耦接並輸出同驅訊號至第一輸入開關及第二輸入開關的一端。In one embodiment, the display driver circuit further includes a buffer having a fifth input terminal, a sixth input terminal and a third output terminal. The fifth input terminal is coupled to the same drive signal and the sixth input terminal is coupled to the third output terminal. The third output terminal is coupled to and outputs the same drive signal to one end of the first input switch and the second input switch.
於一實施例中,當同驅訊號為正極性時,第一輸入開關導通且第二輸入開關斷開,致使第一運算放大器的第一輸入端接收同驅訊號。In one embodiment, when the same-drive signal is positive, the first input switch is turned on and the second input switch is turned off, so that the first input terminal of the first operational amplifier receives the same-drive signal.
於一實施例中,當同驅訊號為負極性時,第二輸入開關導通且第一輸入開關斷開,致使第二運算放大器的第三輸入端接收同驅訊號。In one embodiment, when the same-drive signal is negative, the second input switch is turned on and the first input switch is turned off, so that the third input terminal of the second operational amplifier receives the same-drive signal.
於一實施例中,第一輸出電路包括第一輸出開關、第二輸出開關、第三輸出開關及第四輸出開關,第一輸出開關及第二輸出開關串接於第一運算放大器的第一輸出端與第一通道之間且第三輸出開關及第四輸出開關串接於第一運算放大器的第一輸出端與第二通道之間。In one embodiment, the first output circuit includes a first output switch, a second output switch, a third output switch and a fourth output switch, the first output switch and the second output switch are connected in series between the first output terminal of the first operational amplifier and the first channel, and the third output switch and the fourth output switch are connected in series between the first output terminal of the first operational amplifier and the second channel.
於一實施例中,當第一輸出開關與第二輸出開關導通時,第一運算放大器的第一輸出端所輸出的第一輸出訊號係透過第一通道傳送至顯示面板。In one embodiment, when the first output switch and the second output switch are turned on, the first output signal outputted by the first output terminal of the first operational amplifier is transmitted to the display panel through the first channel.
於一實施例中,當第三輸出開關及第四輸出開關導通時,第一運算放大器的第一輸出端所輸出的第一輸出訊號係透過第二通道傳送至顯示面板。In one embodiment, when the third output switch and the fourth output switch are turned on, the first output signal outputted by the first output terminal of the first operational amplifier is transmitted to the display panel through the second channel.
於一實施例中,第二輸出電路包括第五輸出開關、第六輸出開關、第七輸出開關及第八輸出開關,第五輸出開關及第六輸出開關串接於第二運算放大器的第二輸出端與第一通道之間且第七輸出開關及第八輸出開關串接於第二運算放大器的第二輸出端與第二通道之間。In one embodiment, the second output circuit includes a fifth output switch, a sixth output switch, a seventh output switch and an eighth output switch, the fifth output switch and the sixth output switch are connected in series between the second output terminal of the second operational amplifier and the first channel, and the seventh output switch and the eighth output switch are connected in series between the second output terminal of the second operational amplifier and the second channel.
於一實施例中,當第五輸出開關及第六輸出開關導通時,第二運算放大器的第二輸出端所輸出的第二輸出訊號係透過第一通道傳送至顯示面板。In one embodiment, when the fifth output switch and the sixth output switch are turned on, the second output signal outputted by the second output terminal of the second operational amplifier is transmitted to the display panel through the first channel.
於一實施例中,當第七輸出開關及第八輸出開關導通時,第二運算放大器的第二輸出端所輸出的第二輸出訊號係透過第二通道傳送至顯示面板。In one embodiment, when the seventh output switch and the eighth output switch are turned on, the second output signal outputted by the second output terminal of the second operational amplifier is transmitted to the display panel through the second channel.
於一實施例中,同驅訊號為交流式共用電壓。In one embodiment, the same drive signal is an AC common voltage.
相較於先前技術,當本發明的顯示驅動電路運作於觸控時間時,源極驅動IC內部電路所提供的同驅訊號係從緩衝器的輸出端透過開關輸出至通道的運算放大器,再透過通道的運算放大器輸出至顯示面板,由於是由通道的運算放大器獨自推動著顯示面板上的複數條資料線,其驅動能力足夠,故同驅訊號不會失真且顯示面板接收觸控訊號時亦不會失真,有效克服先前技術所遭遇到的問題。Compared to the prior art, when the display driver circuit of the present invention operates during the touch time, the synchronous drive signal provided by the internal circuit of the source driver IC is output from the output end of the buffer through the switch to the operational amplifier of the channel, and then output to the display panel through the operational amplifier of the channel. Since the operational amplifier of the channel alone drives the multiple data lines on the display panel, its driving capability is sufficient, so the synchronous drive signal will not be distorted and the display panel will not be distorted when receiving the touch signal, effectively overcoming the problems encountered by the prior art.
根據本發明的一較佳具體實施例為一種顯示驅動電路。於此實施例中,顯示驅動電路耦接顯示面板,用以驅動顯示面板顯示畫面。顯示驅動電路可以是一般的顯示驅動晶片或是觸控與驅動整合型晶片(TDDI),但不以此為限。至於顯示面板的類型並無特定的限制,可以是液晶顯示面板或發光二極體顯示面板,但不以此為限。A preferred embodiment of the present invention is a display driver circuit. In this embodiment, the display driver circuit is coupled to a display panel to drive the display panel to display an image. The display driver circuit can be a general display driver chip or a touch and drive integrated chip (TDDI), but is not limited thereto. There is no specific restriction on the type of display panel, and it can be a liquid crystal display panel or a light-emitting diode display panel, but is not limited thereto.
請參照圖2,圖2繪示此實施例中的顯示驅動電路2的示意圖。如圖2所示,顯示驅動電路2包括緩衝器BF、第一輸入開關SWA、第二輸入開關SWB、第一運算放大器OP1、第二運算放大器OP2、第一輸出電路20及第二輸出電路22。Please refer to FIG2 , which shows a schematic diagram of the
緩衝器BF具有第五輸入端+、第六輸入端-及第三輸出端E3。第五輸入端+耦接同驅訊號VCOM且第六輸入端-耦接第三輸出端E3。第三輸出端E3耦接並輸出同驅訊號VCOM至第一輸入開關SWA及第二輸入開關SWB的一端。於實際應用中,同驅訊號VCOM可以是源極驅動IC內部電路所提供的交流式共用電壓(AC VCOM),但不以此為限。The buffer BF has a fifth input terminal +, a sixth input terminal - and a third output terminal E3. The fifth input terminal + is coupled to the common drive signal VCOM and the sixth input terminal - is coupled to the third output terminal E3. The third output terminal E3 is coupled to and outputs the common drive signal VCOM to one end of the first input switch SWA and the second input switch SWB. In practical applications, the common drive signal VCOM can be an AC common voltage (AC VCOM) provided by the internal circuit of the source driver IC, but is not limited thereto.
第一運算放大器OP1具有第一輸入端+、第二輸入端-及第一輸出端E1。第一輸入端+耦接第一輸入開關SWA且第二輸入端-耦接第一輸出端E1。第一輸出端E1輸出第一輸出訊號VA。第一輸入開關SWA耦接同驅訊號VCOM。The first operational amplifier OP1 has a first input terminal +, a second input terminal - and a first output terminal E1. The first input terminal + is coupled to the first input switch SWA and the second input terminal - is coupled to the first output terminal E1. The first output terminal E1 outputs a first output signal VA. The first input switch SWA is coupled to the common drive signal VCOM.
第二運算放大器OP2具有第三輸入端+、第四輸入端-及第二輸出端E2。第三輸入端+耦接第二輸入開關SWB且第四輸入端-耦接第二輸出端E2。第二輸出端E2輸出第二輸出訊號VB。第二輸入開關SWB耦接同驅訊號VCOM。The second operational amplifier OP2 has a third input terminal +, a fourth input terminal - and a second output terminal E2. The third input terminal + is coupled to the second input switch SWB and the fourth input terminal - is coupled to the second output terminal E2. The second output terminal E2 outputs the second output signal VB. The second input switch SWB is coupled to the common drive signal VCOM.
第一輸出電路20耦接第一運算放大器OP1的第一輸出端E1,用以選擇性透過第一通道CH1或第二通道CH2輸出第一輸出訊號VA至顯示面板PL。於此實施例中,第一輸出電路20包括第一輸出開關SW1、第二輸出開關SW2、第三輸出開關SW3及第四輸出開關SW4。第一輸出開關SW1及第二輸出開關SW2串接於第一運算放大器OP1的第一輸出端E1與第一通道CH1之間且第三輸出開關SW3及第四輸出開關SW4串接於第一運算放大器OP1的第一輸出端E1與第二通道CH2之間。The
第二輸出電路22耦接第二運算放大器OP2的第二輸出端E2,用以選擇性透過第一通道CH1或第二通道CH2輸出第二輸出訊號VB至顯示面板PL。於此實施例中,第二輸出電路22包括第五輸出開關SW5、第六輸出開關SW6、第七輸出開關SW7及第八輸出開關SW8。第五輸出開關SW5及第六輸出開關SW6串接於第二運算放大器OP2的第二輸出端E2與第一通道CH1之間且第七輸出開關SW7及第八輸出開關SW8串接於第二運算放大器OP2的第二輸出端E2與第二通道CH2之間。The
請參照圖3,圖3繪示顯示驅動電路的掃描時間分為顯示時間及觸控時間的時序圖。如圖3所示,顯示驅動電路2的掃描時間TS係從第一時間t1開始至第三時間t3為止,其中第一時間t1開始至第二時間t2為止係屬於驅動顯示面板PL顯示畫面的顯示時間TD且第二時間t2開始至第三時間t3為止係屬於對顯示面板PL進行觸控感測的觸控時間TT,但不以此為限。Please refer to FIG3, which shows a timing diagram of the scanning time of the
於此實施例中,同驅訊號VCOM係於觸控時間TT內提供。同驅訊號VCOM為交流式共用電壓,可以是正極性或負極性訊號,並無特定的限制。In this embodiment, the synchronous driving signal VCOM is provided within the touch time TT. The synchronous driving signal VCOM is an AC common voltage and can be a positive or negative signal without any specific limitation.
請參照圖4,圖4繪示當第一輸入開關導通且第二輸入開關斷開時係由第一運算放大器輸出第一輸出訊號至第一輸出電路的示意圖。Please refer to FIG. 4 , which is a schematic diagram showing that the first operational amplifier outputs the first output signal to the first output circuit when the first input switch is turned on and the second input switch is turned off.
如圖4所示,當同驅訊號VCOM為正極性時,第一輸入開關SWA導通且第二輸入開關SWB斷開,致使第一運算放大器OP1的第一輸入端+接收到同驅訊號VCOM並由第一運算放大器OP1的輸出端E1輸出第一輸出訊號VA至第一輸出電路20。As shown in FIG. 4 , when the common-drive signal VCOM is positive, the first input switch SWA is turned on and the second input switch SWB is turned off, so that the first input terminal + of the first operational amplifier OP1 receives the common-drive signal VCOM and the output terminal E1 of the first operational amplifier OP1 outputs the first output signal VA to the
請參照圖5A及圖5B,圖5A及圖5B分別繪示第一輸出電路透過第一通道或第二通道輸出第一輸出訊號至顯示面板的示意圖。Please refer to FIG. 5A and FIG. 5B , which are schematic diagrams respectively showing the first output circuit outputting the first output signal to the display panel through the first channel or the second channel.
如圖5A所示,當第一輸出電路20中彼此串接的第一輸出開關SW1及第二輸出開關SW2導通且彼此串接的第三輸出開關SW3及第四輸出開關SW4斷開時,第一運算放大器OP1的第一輸出端E1所輸出的第一輸出訊號VA會透過第一通道CH1傳送至顯示面板PL。As shown in FIG. 5A , when the first output switch SW1 and the second output switch SW2 connected in series in the
如圖5B所示,當第一輸出電路20中彼此串接的第三輸出開關SW3及第四輸出開關SW4導通且彼此串接的第一輸出開關SW1及第二輸出開關SW2斷開時,第一運算放大器OP1的第一輸出端E1所輸出的第一輸出訊號VA會透過第二通道CH2傳送至顯示面板PL。As shown in FIG. 5B , when the third output switch SW3 and the fourth output switch SW4 connected in series in the
請參照圖6,圖6繪示當第一輸入開關斷開且第二輸入開關導通時係由第二運算放大器輸出第二輸出訊號至第二輸出電路的示意圖。Please refer to FIG. 6 , which is a schematic diagram showing that the second operational amplifier outputs the second output signal to the second output circuit when the first input switch is turned off and the second input switch is turned on.
如圖6所示,當同驅訊號VCOM為負極性時,第二輸入開關SWB導通且第一輸入開關SWA斷開,致使第二運算放大器OP2的第三輸入端+接收同驅訊號VCOM並由第二運算放大器OP2的輸出端E2輸出第二輸出訊號VB至第二輸出電路22。As shown in FIG6 , when the common drive signal VCOM is negative, the second input switch SWB is turned on and the first input switch SWA is turned off, so that the third input terminal + of the second operational amplifier OP2 receives the common drive signal VCOM and the output terminal E2 of the second operational amplifier OP2 outputs the second output signal VB to the
請參照圖7A及圖7B,圖7A及圖7B分別繪示第二輸出電路透過第一通道或第二通道輸出第二輸出訊號至顯示面板的示意圖。Please refer to FIG. 7A and FIG. 7B , which are schematic diagrams respectively showing the second output circuit outputting the second output signal to the display panel through the first channel or the second channel.
如圖7A所示,當第二輸出電路22中彼此串接的第五輸出開關SW5及第六輸出開關SW6導通時,第二運算放大器OP2的第二輸出端E2所輸出的第二輸出訊號VB會透過第一通道CH1傳送至顯示面板PL。As shown in FIG. 7A , when the fifth output switch SW5 and the sixth output switch SW6 connected in series in the
如圖7B所示,當第二輸出電路22中彼此串接的第七輸出開關SW7及第八輸出開關SW8導通時,第二運算放大器OP2的第二輸出端E2所輸出的第二輸出訊號VB會透過第二通道CH2傳送至顯示面板PL。As shown in FIG. 7B , when the seventh output switch SW7 and the eighth output switch SW8 connected in series in the
亦請參照圖8,圖8繪示同驅訊號的時序圖。如圖8所示,在第一時間t1之前,同驅訊號VCOM維持低位準;在第一時間t1,同驅訊號VCOM從低位準變為高位準;在第一時間t1至第二時間t2的期間,同驅訊號VCOM維持為高位準;在第二時間t2,同驅訊號VCOM從高位準變為低位準。Please also refer to FIG8 , which shows a timing diagram of the synchronous drive signal. As shown in FIG8 , before the first time t1 , the synchronous drive signal VCOM maintains a low level; at the first time t1 , the synchronous drive signal VCOM changes from a low level to a high level; during the period from the first time t1 to the second time t2 , the synchronous drive signal VCOM maintains a high level; at the second time t2 , the synchronous drive signal VCOM changes from a high level to a low level.
亦請參照圖9,圖9分別繪示圖1中輸出至面板的同驅訊號與圖2中輸出至面板的同驅訊號相較於圖8的源頭同驅訊號的時序圖。Please also refer to FIG. 9 , which shows a timing diagram of the synchronous drive signal output to the panel in FIG. 1 and the synchronous drive signal output to the panel in FIG. 2 compared with the source synchronous drive signal in FIG. 8 .
如圖9所示,假設圖1中輸出至面板PL的同驅訊號為VC1且圖2中輸出至面板PL的同驅訊號為VC2。在第一時間t1,圖2中輸出至面板PL的同驅訊號VC2從低位準變為高位準的速度會比先前技術的圖1中輸出至面板PL的同驅訊號VC1從低位準變為高位準的速度來得快,亦即圖2中輸出至面板PL的同驅訊號VC2會比先前技術的圖1中輸出至面板PL的同驅訊號VC1更接近於圖8的源頭同驅訊號VCOM。As shown in FIG9 , it is assumed that the synchronous drive signal output to the panel PL in FIG1 is VC1 and the synchronous drive signal output to the panel PL in FIG2 is VC2. At the first time t1, the speed at which the synchronous drive signal VC2 output to the panel PL in FIG2 changes from a low level to a high level is faster than the speed at which the synchronous drive signal VC1 output to the panel PL in FIG1 of the prior art changes from a low level to a high level, that is, the synchronous drive signal VC2 output to the panel PL in FIG2 is closer to the source synchronous drive signal VCOM in FIG8 than the synchronous drive signal VC1 output to the panel PL in FIG1 of the prior art.
同理,在第二時間t2,圖2中輸出至面板PL的同驅訊號VC2從高位準變為低位準的速度比圖1中輸出至面板PL的同驅訊號VC1從高位準變為低位準的速度來得快,亦即圖2中輸出至面板PL的同驅訊號VC2會比圖1中輸出至面板PL的同驅訊號VC1更接近於圖8的源頭同驅訊號VCOM。Similarly, at the second time t2, the speed at which the synchronous drive signal VC2 output to the panel PL in FIG. 2 changes from a high level to a low level is faster than the speed at which the synchronous drive signal VC1 output to the panel PL in FIG. 1 changes from a high level to a low level, that is, the synchronous drive signal VC2 output to the panel PL in FIG. 2 is closer to the source synchronous drive signal VCOM in FIG. 8 than the synchronous drive signal VC1 output to the panel PL in FIG. 1.
相較於先前技術,當本發明的顯示驅動電路運作於觸控時間時,源極驅動IC內部電路所提供的同驅訊號係從緩衝器的輸出端透過開關輸出至通道的運算放大器,再透過通道的運算放大器輸出至顯示面板,由於是由通道的運算放大器獨自推動著顯示面板上的複數條資料線,其驅動能力足夠,故同驅訊號不會失真且顯示面板接收觸控訊號時亦不會失真,有效克服先前技術所遭遇到的問題。Compared to the prior art, when the display driver circuit of the present invention operates during the touch time, the synchronous drive signal provided by the internal circuit of the source driver IC is output from the output end of the buffer through the switch to the operational amplifier of the channel, and then output to the display panel through the operational amplifier of the channel. Since the operational amplifier of the channel alone drives the multiple data lines on the display panel, its driving capability is sufficient, so the synchronous drive signal will not be distorted and the display panel will not be distorted when receiving the touch signal, effectively overcoming the problems encountered by the prior art.
1:顯示驅動電路1: Display driver circuit
2:顯示驅動電路2: Display driver circuit
20:第一輸出電路20: First output circuit
22:第二輸出電路22: Second output circuit
V1:第一電壓V1: First voltage
V2:第二電壓V2: Second voltage
N1:第一節點N1: First node
N2:第二節點N2: Second node
BF:緩衝器BF: Buffer
OP1:第一運算放大器OP1: Operational Amplifier No. 1
OP2:第二運算放大器OP2: Second operational amplifier
E1:第一輸出端E1: First output terminal
E2:第二輸出端E2: Second output terminal
E3:第三輸出端E3: The third output terminal
PL:顯示面板PL: Display Panel
SWA:第一輸入開關SWA: First input switch
SWB:第二輸入開關SWB: Second input switch
SW1:第一輸出開關SW1: First output switch
SW2:第二輸出開關SW2: Second output switch
SW3:第三輸出開關SW3: The third output switch
SW4:第四輸出開關SW4: The fourth output switch
SW5:第五輸出開關SW5: The fifth output switch
SW6:第六輸出開關SW6: The sixth output switch
SW7:第七輸出開關SW7: The seventh output switch
SW8:第八輸出開關SW8: The eighth output switch
CH1:第一通道CH1:
CH2:第二通道CH2: Second channel
VA:第一輸出訊號VA: First output signal
VB:第二輸出訊號VB: Second output signal
VCOM:同驅訊號VCOM: Common drive signal
VC1:同驅訊號VC1: Synchronous drive signal
VC2:同驅訊號VC2: Synchronous drive signal
t1~t3:第一時間~第三時間t1~t3: first time~third time
TS:掃描時間TS: Scan time
TD:顯示時間TD: Display time
TT:觸控時間TT:Touch time
圖1繪示傳統的顯示驅動電路的示意圖。FIG. 1 is a schematic diagram of a conventional display driver circuit.
圖2繪示本發明的一較佳具體實施例中的顯示驅動電路的示意圖。FIG. 2 is a schematic diagram of a display driving circuit in a preferred embodiment of the present invention.
圖3繪示顯示驅動電路的掃描時間分為顯示時間及觸控時間的時序圖。FIG. 3 shows a timing diagram showing that the scanning time of the display driver circuit is divided into display time and touch time.
圖4繪示當第一輸入開關導通且第二輸入開關斷開時係由第一運算放大器輸出第一輸出訊號至第一輸出電路的示意圖。FIG. 4 is a schematic diagram showing a first operational amplifier outputting a first output signal to a first output circuit when the first input switch is turned on and the second input switch is turned off.
圖5A及圖5B分別繪示第一輸出電路透過第一通道或第二通道輸出第一輸出訊號至顯示面板的示意圖。5A and 5B are schematic diagrams respectively showing the first output circuit outputting the first output signal to the display panel through the first channel or the second channel.
圖6繪示當第一輸入開關斷開且第二輸入開關導通時係由第二運算放大器輸出第二輸出訊號至第二輸出電路的示意圖。FIG. 6 is a schematic diagram showing a second operational amplifier outputting a second output signal to a second output circuit when the first input switch is turned off and the second input switch is turned on.
圖7A及圖7B分別繪示第二輸出電路透過第一通道或第二通道輸出第二輸出訊號至顯示面板的示意圖。FIG. 7A and FIG. 7B are schematic diagrams respectively showing the second output circuit outputting the second output signal to the display panel through the first channel or the second channel.
圖8繪示同驅訊號的時序圖。FIG8 shows a timing diagram of the synchronous drive signal.
圖9分別繪示圖1中輸出至面板的同驅訊號與圖2中輸出至面板的同驅訊號相較於源頭同驅訊號的時序圖。FIG. 9 shows a timing diagram of the synchronous drive signal output to the panel in FIG. 1 and the synchronous drive signal output to the panel in FIG. 2 compared with the source synchronous drive signal.
2:顯示驅動電路 2: Display driver circuit
20:第一輸出電路 20: First output circuit
22:第二輸出電路 22: Second output circuit
BF:緩衝器 BF: Buffer
OP1:第一運算放大器 OP1: First operational amplifier
OP2:第二運算放大器 OP2: Second operational amplifier
E1:第一輸出端 E1: first output terminal
E2:第二輸出端 E2: Second output terminal
E3:第三輸出端 E3: The third output terminal
PL:顯示面板 PL: Display panel
SWA:第一輸入開關 SWA: First input switch
SWB:第二輸入開關 SWB: Second input switch
SW1:第一輸出開關 SW1: First output switch
SW2:第二輸出開關 SW2: Second output switch
SW3:第三輸出開關 SW3: The third output switch
SW4:第四輸出開關 SW4: The fourth output switch
SW5:第五輸出開關 SW5: The fifth output switch
SW6:第六輸出開關 SW6: The sixth output switch
SW7:第七輸出開關 SW7: Seventh output switch
SW8:第八輸出開關 SW8: The eighth output switch
CH1:第一通道
CH1:
CH2:第二通道 CH2: Second channel
VA:第一輸出訊號 VA: First output signal
VB:第二輸出訊號 VB: Second output signal
VCOM:同驅訊號 VCOM: common drive signal
Claims (10)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112127522A TWI863449B (en) | 2023-07-24 | 2023-07-24 | Display driving circuit |
| CN202311109153.5A CN119360772A (en) | 2023-07-24 | 2023-08-31 | Display driving circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112127522A TWI863449B (en) | 2023-07-24 | 2023-07-24 | Display driving circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI863449B true TWI863449B (en) | 2024-11-21 |
| TW202505506A TW202505506A (en) | 2025-02-01 |
Family
ID=94308441
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112127522A TWI863449B (en) | 2023-07-24 | 2023-07-24 | Display driving circuit |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN119360772A (en) |
| TW (1) | TWI863449B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201712501A (en) * | 2015-09-30 | 2017-04-01 | 樂金顯示科技股份有限公司 | Multi-touch sensitive display device and method for assigning touch identification therein |
| TW201901381A (en) * | 2017-05-17 | 2019-01-01 | 奇景光電股份有限公司 | In-cell touch and display apparatus, common voltage provider, and providing method thereof |
| CN112241220A (en) * | 2019-07-18 | 2021-01-19 | 三星电子株式会社 | Touch sensing system and display system including the same |
-
2023
- 2023-07-24 TW TW112127522A patent/TWI863449B/en active
- 2023-08-31 CN CN202311109153.5A patent/CN119360772A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW201712501A (en) * | 2015-09-30 | 2017-04-01 | 樂金顯示科技股份有限公司 | Multi-touch sensitive display device and method for assigning touch identification therein |
| TW201901381A (en) * | 2017-05-17 | 2019-01-01 | 奇景光電股份有限公司 | In-cell touch and display apparatus, common voltage provider, and providing method thereof |
| CN112241220A (en) * | 2019-07-18 | 2021-01-19 | 三星电子株式会社 | Touch sensing system and display system including the same |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202505506A (en) | 2025-02-01 |
| CN119360772A (en) | 2025-01-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10650770B2 (en) | Output circuit and data driver of liquid crystal display device | |
| KR100616789B1 (en) | Drive circuit of display apparatus | |
| US20110175942A1 (en) | Gamma Reference Voltage Output Circuit of Source Driver | |
| US20150194115A1 (en) | Output circuit, data driver, and display device | |
| CN101933079B (en) | Display device and method of driving display device | |
| US20110157129A1 (en) | Source driver circuit of liquid crystal display device | |
| WO2020248861A1 (en) | Display device and short circuit detection method therefor | |
| JP2003066919A (en) | Semiconductor integrated circuit device | |
| CN109215562A (en) | A kind of display driver circuit and display driving method | |
| TWI863449B (en) | Display driving circuit | |
| CN104992673B (en) | A kind of phase inverter, gate driving circuit and display device | |
| CN101727861B (en) | Source driver circuit with output buffer | |
| CN114415863B (en) | Driving circuit | |
| US10748470B2 (en) | Level shifter and projector | |
| US20070290969A1 (en) | Output buffer for gray-scale voltage source | |
| WO2004042691A1 (en) | Sample hold circuit and image display device using the same | |
| CN107633798B (en) | Potential conversion circuit and display panel | |
| JP2004350256A (en) | Offset compensation circuit, drive circuit with offset compensation function using the same, and liquid crystal display device | |
| US20070030239A1 (en) | Flat panel display, display driving apparatus thereof and shift register thereof | |
| CN112086066B (en) | Display driving circuit and related display device | |
| US12093483B2 (en) | Circuit for performing display driving function and fingerprint and touch detecting function | |
| KR100495798B1 (en) | LCD and Kickback Voltage Compensation Circuit | |
| US10644695B1 (en) | Source driver | |
| JP2005102108A (en) | DRIVE CIRCUIT WITH OFFSET COMPENSATION FUNCTION AND LIQUID CRYSTAL DISPLAY DEVICE USING THE SAME | |
| KR100697269B1 (en) | High-speed discharge circuit for liquid crystal display device |