[go: up one dir, main page]

TWI858621B - Inspection jig and method for adjusting characteristic impedance of inspection jig - Google Patents

Inspection jig and method for adjusting characteristic impedance of inspection jig Download PDF

Info

Publication number
TWI858621B
TWI858621B TW112110633A TW112110633A TWI858621B TW I858621 B TWI858621 B TW I858621B TW 112110633 A TW112110633 A TW 112110633A TW 112110633 A TW112110633 A TW 112110633A TW I858621 B TWI858621 B TW I858621B
Authority
TW
Taiwan
Prior art keywords
pin
inspection
characteristic impedance
inspection jig
signal
Prior art date
Application number
TW112110633A
Other languages
Chinese (zh)
Other versions
TW202407348A (en
Inventor
松田文彥
成澤嘉彥
熊谷賢司
Original Assignee
日商日本美可多龍股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2023005479A external-priority patent/JP2023155883A/en
Application filed by 日商日本美可多龍股份有限公司 filed Critical 日商日本美可多龍股份有限公司
Publication of TW202407348A publication Critical patent/TW202407348A/en
Application granted granted Critical
Publication of TWI858621B publication Critical patent/TWI858621B/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Measuring Leads Or Probes (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Measurement Of Resistance Or Impedance (AREA)

Abstract

本發明提供一種檢查治具和檢查治具的特性阻抗的調整方法,能夠高精度檢查傳輸高頻訊號的印刷電路板。用於檢查印刷電路板(200)的檢查治具(1)包括:檢查基板(10),具有用於傳遞從測量器(50)輸出的檢查訊號的訊號線(11)和與訊號線(11)絕緣的接地層(12);與訊號線(11)電連接的訊號引腳(21);與接地層(12)電連接的接地引腳(22);保持訊號引腳(21)和接地引腳(22)的保持部(30);以及安裝在檢查基板(10)上用於連接檢查基板(10)和測量器(50)的連接器部(40)。在所述檢查治具中遍佈傳遞檢查訊號的從所述連接器部至所述訊號引腳的傳遞區域全域,所述檢查治具的特性阻抗收束在規定的範圍內。所述規定的範圍比所述印刷電路板的特性阻抗的容許範圍更窄。而且,基準阻抗位於所述規定的範圍的中心。The present invention provides an inspection jig and a method for adjusting the characteristic impedance of the inspection jig, which can inspect a printed circuit board that transmits a high-frequency signal with high precision. The inspection jig (1) for inspecting a printed circuit board (200) comprises: an inspection substrate (10) having a signal line (11) for transmitting an inspection signal output from a measuring device (50) and a grounding layer (12) insulated from the signal line (11); a signal pin (21) electrically connected to the signal line (11); a grounding pin (22) electrically connected to the grounding layer (12); a holding portion (30) for holding the signal pin (21) and the grounding pin (22); and a connector portion (40) mounted on the inspection substrate (10) for connecting the inspection substrate (10) and the measuring device (50). The characteristic impedance of the inspection jig is within a predetermined range over the entire transmission area from the connector portion to the signal pin where the inspection signal is transmitted in the inspection jig. The predetermined range is narrower than the allowable range of the characteristic impedance of the printed circuit board. Moreover, the reference impedance is located at the center of the predetermined range.

Description

檢查治具和檢查治具的特性阻抗的調整方法Inspection jig and method for adjusting characteristic impedance of inspection jig

本發明涉及檢查治具和檢查治具的特性阻抗的調整方法。The present invention relates to an inspection jig and a method for adjusting the characteristic impedance of the inspection jig.

近年,在智慧手機、筆記型電腦、數位相機、遊戲機等電子設備中,伴隨小型化和高速化的發展,資訊處理量劇增。因此,存在訊號速度逐步高速化的傾向。此外,智慧手機等便攜通信終端從2019年開始向下一代通信標準5G轉移。在5G中通信終端收發的訊號的頻率從數GHz變為20~30GHz。而且可預測2023年左右訊號頻率會高達50GHz程度。In recent years, the amount of information processing has increased dramatically in electronic devices such as smartphones, laptops, digital cameras, and game consoles as they have become smaller and faster. As a result, there is a tendency for signal speeds to gradually increase. In addition, portable communication terminals such as smartphones will begin to migrate to the next-generation communication standard 5G in 2019. In 5G, the frequency of signals sent and received by communication terminals will change from several GHz to 20 to 30 GHz. It is also predicted that the signal frequency will reach as high as 50 GHz around 2023.

對應這種訊號的高速化,印刷電路板的訊號線(高速傳輸線路)需要滿足關於傳輸特性的各種規格。例如,為了抑制訊號的反射,用規格限定了特性阻抗以及將反射的程度和頻率一併規定的電壓駐波比(VSWR:Voltage Standing Wave Ratio)。此外,由於隨著訊號頻率變高,存在傳輸損耗增大的傾向,所以有時用規格限定線路的傳輸損耗。而且,在同一印刷電路板上設有多個訊號線的情況下,也會用規格限定鄰接的訊號線彼此的干涉(串擾/隔離)。In response to the increase in signal speed, the signal lines (high-speed transmission lines) of printed circuit boards need to meet various specifications regarding transmission characteristics. For example, in order to suppress signal reflection, the characteristic impedance and the voltage standing wave ratio (VSWR) that specifies the degree of reflection and frequency are defined by specifications. In addition, since the transmission loss tends to increase as the signal frequency increases, the transmission loss of the line is sometimes defined by specifications. Moreover, when multiple signal lines are provided on the same printed circuit board, the interference (crosstalk/isolation) between adjacent signal lines is also defined by specifications.

為了確認滿足傳輸特性的規格,針對製造的印刷電路板進行檢查。檢查中使用用於連接向量網路分析儀等測量器和檢查物件的印刷電路板的檢查治具。檢查治具具備:設有傳遞檢查訊號的訊號線等的檢查基板;安裝在檢查基板上用於與測量器的介面連接的同軸連接器(SMA連接器等);以及具有接觸探針(訊號引腳和接地引腳)的探針部。檢查基板上設有將訊號線和訊號引腳電連接的層間連接部(通孔等)。In order to confirm that the transmission characteristics meet the specifications, the manufactured printed circuit board is inspected. During the inspection, an inspection jig is used to connect the measuring instrument such as a vector network analyzer and the printed circuit board of the inspection object. The inspection jig includes: an inspection substrate with signal lines for transmitting inspection signals, a coaxial connector (SMA connector, etc.) mounted on the inspection substrate for interface connection with the measuring instrument, and a probe section with contact probes (signal pins and ground pins). The inspection substrate is provided with interlayer connection sections (through holes, etc.) that electrically connect the signal lines and signal pins.

檢查時,將檢查治具的接觸探針接觸於檢查對象的印刷電路板的訊號端子和接地端子。這些訊號端子和接地端子的數量和位置,根據檢查物件的印刷電路板(例如FPC等產品)的每個種類而各不相同。因此,檢查治具根據檢查物件的印刷電路板的每個種類進行專用設計。During inspection, the contact probe of the inspection jig contacts the signal terminals and ground terminals of the printed circuit board to be inspected. The number and position of these signal terminals and ground terminals vary depending on the type of printed circuit board to be inspected (such as FPC and other products). Therefore, the inspection jig is designed specifically for each type of printed circuit board to be inspected.

另外,專利文獻1中記述了有關檢查治具的接觸探針的發明。In addition, Patent Document 1 describes the invention of a contact probe for an inspection jig.

現有技術文獻Prior art literature

專利文獻1:日本專利公開公報特開2020-085695號Patent document 1: Japanese Patent Publication No. 2020-085695

可是,針對數十GHz的高頻率的訊號來保證印刷電路板的檢查精度時,要求檢查治具的特性阻抗收束在規定的範圍內。當然,檢查治具的特性阻抗必須處於比印刷電路板的特性阻抗所容許的範圍更窄的範圍內。因此,檢查治具的特性阻抗應收束的“規定的範圍”,是比檢查對象的印刷電路板的特性阻抗的容許範圍更窄的範圍。而且,基準阻抗位於所述容許範圍的中心。However, in order to ensure the inspection accuracy of printed circuit boards for high-frequency signals of tens of GHz, the characteristic impedance of the inspection jig must be within a specified range. Of course, the characteristic impedance of the inspection jig must be within a range narrower than the allowable range of the characteristic impedance of the printed circuit board. Therefore, the "specified range" to which the characteristic impedance of the inspection jig should be confined is a range narrower than the allowable range of the characteristic impedance of the printed circuit board to be inspected. In addition, the reference impedance is located at the center of the allowable range.

這裡,“容許範圍”為在滿足傳輸特性的規格的條件下,印刷電路板的特性阻抗所容許的範圍。例如,基準阻抗為50Ω的情況下,從訊號的反射率和VSWR的計算公式可知,只要印刷電路板的特性阻抗在50±4Ω的範圍內,VSWR就會滿足1.1以下的規格。即,50±4Ω為容許範圍。因此,此時規定的範圍是比50Ω±4Ω更窄的範圍,例如50±2Ω。另外,放寬規格後(VSWR為1.3以下等)容許範圍擴大。Here, the "allowable range" is the range of the characteristic impedance of the printed circuit board that is allowed under the condition that the transmission characteristics specification is met. For example, when the reference impedance is 50Ω, from the calculation formula of the signal reflectivity and VSWR, it can be seen that as long as the characteristic impedance of the printed circuit board is within the range of 50±4Ω, the VSWR will meet the specification of less than 1.1. In other words, 50±4Ω is the allowable range. Therefore, the range specified at this time is a narrower range than 50Ω±4Ω, such as 50±2Ω. In addition, after relaxing the specification (VSWR is less than 1.3, etc.), the allowable range is expanded.

現有的檢查治具構成用於檢查開啟/短路的治具的延長。因此,檢查治具的特性阻抗未被考慮。所以,檢查基板的訊號線和層間連接部、以及訊號引腳的特性阻抗會偏離規定的範圍。特別是,對於層間連接部和訊號引腳的特性阻抗從未注意。The existing inspection jig is an extension of the jig used to inspect open/short circuits. Therefore, the characteristic impedance of the inspection jig is not considered. As a result, the characteristic impedance of the signal line, interlayer connection, and signal pin of the inspection substrate deviates from the specified range. In particular, the characteristic impedance of the interlayer connection and signal pin has never been taken into consideration.

圖19表示了利用TDR法(Time Domain Reflectometry:時域反射法)測定現有的檢查治具的特性阻抗的結果。如圖19所示,在通孔和訊號引腳中特性阻抗大幅偏離規定的範圍(50±2Ω)。即,現有的檢查治具未能充分保證傳輸特性,檢查精度低。因此,需要使檢查規範(好壞判定)保持裕度,對印刷電路板的好壞判定的基準根據該裕度而相應地變得更為嚴格。其結果,FPC等產品的成品率降低不可避免。或者,不得不製造超規範的高費用的產品。Figure 19 shows the results of measuring the characteristic impedance of existing inspection jigs using the TDR method (Time Domain Reflectometry). As shown in Figure 19, the characteristic impedance in the through-hole and signal pins deviates significantly from the specified range (50±2Ω). In other words, the existing inspection jig fails to fully guarantee the transmission characteristics and the inspection accuracy is low. Therefore, it is necessary to maintain a margin in the inspection specifications (good or bad judgment), and the standard for judging the quality of printed circuit boards becomes more stringent according to the margin. As a result, it is inevitable that the yield of products such as FPC will be reduced. Or, high-cost products that exceed the specifications have to be manufactured.

本發明用以處理上述的技術問題。即,本發明的目的是提供能高精度檢查傳輸高頻訊號的印刷電路板的檢查治具以及檢查治具的特性阻抗的調整方法。The present invention is used to solve the above-mentioned technical problems. That is, the purpose of the present invention is to provide a testing jig capable of accurately testing a printed circuit board that transmits a high-frequency signal and a method for adjusting the characteristic impedance of the testing jig.

本發明的實施方式的檢查治具是用於檢查印刷電路板的檢查治具,包括:檢查基板,具有用於傳遞從測量器輸出的檢查訊號的訊號線和與所述訊號線絕緣的接地層;與所述訊號線電連接的訊號引腳;與所述接地層電連接的接地引腳;保持所述訊號引腳和所述接地引腳的保持部;以及連接器部,安裝在所述檢查基板上,用於連接所述檢查基板和所述測量器,在所述檢查治具中遍佈傳遞檢查訊號的從所述連接器部至所述訊號引腳的傳遞區域的全域,所述檢查治具的特性阻抗處於規定的範圍內,所述規定的範圍比所述印刷電路板的特性阻抗的容許範圍更窄,基準阻抗位於所述規定的範圍的中心。The inspection jig of the embodiment of the present invention is an inspection jig for inspecting a printed circuit board, comprising: an inspection substrate having a signal line for transmitting an inspection signal output from a measuring device and a ground layer insulated from the signal line; a signal pin electrically connected to the signal line; a ground pin electrically connected to the ground layer; a holding portion for holding the signal pin and the ground pin; and a connector portion for mounting On the inspection substrate, a transmission area from the connector portion to the signal pin for connecting the inspection substrate and the measuring instrument is distributed throughout the inspection jig for transmitting the inspection signal, and the characteristic impedance of the inspection jig is within a specified range, the specified range is narrower than the allowable range of the characteristic impedance of the printed circuit board, and the reference impedance is located at the center of the specified range.

此外,在所述檢查治具中,所述容許範圍是用於滿足所述印刷電路板的電壓駐波比(VSWR)為1.1以下的範圍。Furthermore, in the inspection jig, the allowable range is a range for satisfying a voltage-to-wave ratio (VSWR) of the printed circuit board of 1.1 or less.

此外,在所述檢查治具中,所述基準阻抗為50Ω,所述容許範圍為50±4Ω。Furthermore, in the inspection jig, the reference impedance is 50Ω and the allowable range is 50±4Ω.

此外,在所述檢查治具中,8根所述接地引腳以包圍所述訊號引腳的方式配置在格點上。Furthermore, in the inspection jig, the eight ground pins are arranged on a grid in a manner surrounding the signal pins.

此外,在所述檢查治具中,僅配置有隔著所述訊號引腳設置的2根所述接地引腳。In addition, in the inspection jig, only the two ground pins provided across the signal pin are provided.

此外,在所述檢查治具中,所述訊號線設置在所述檢查基板的第一主面上,所述接地層設置在所述第一主面的相反側的第二主面上,所述訊號引腳配置在所述第二主面側,所述檢查基板還具備將所述訊號線和所述訊號引腳電連接的層間連接部,所述層間連接部的特性阻抗收束在規定的範圍內。In addition, in the inspection jig, the signal line is arranged on the first main surface of the inspection substrate, the ground layer is arranged on the second main surface on the opposite side of the first main surface, the signal pin is configured on the second main surface side, and the inspection substrate also has an interlayer connection portion that electrically connects the signal line and the signal pin, and the characteristic impedance of the interlayer connection portion is confined within a specified range.

此外,在所述檢查治具中,所述層間連接部是具有實心結構的通孔,透過鍍層保護所述層間連接部的端部,所述訊號引腳抵接在所述鍍層。Furthermore, in the inspection jig, the interlayer connection portion is a through hole having a solid structure, an end portion of the interlayer connection portion is protected by a plating layer, and the signal pin abuts against the plating layer.

本發明的實施方式的檢查治具的特性阻抗的調整方法,是用於使檢查印刷電路板的檢查治具的特性阻抗收束在規定的範圍內的方法,所述檢查治具包括:檢查基板,具有用於傳遞從測量器輸出的檢查訊號的訊號線和與所述訊號線絕緣的接地層;與所述訊號線電連接的訊號引腳;與所述接地層電連接的接地引腳;保持所述訊號引腳和所述接地引腳的保持部;以及連接器部,安裝在所述檢查基板上,用於連接所述檢查基板和所述測量器,將所述規定的範圍設定為比所述印刷電路板的特性阻抗的容許範圍更窄,將基準阻抗設定在所述規定的範圍的中心,並至少包括下述之一:在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,減小所述訊號引腳與所述接地引腳之間的間隔;在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,加大所述訊號引腳與所述接地引腳之間的間隔;在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,增加所述接地引腳的根數;以及在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,減少所述接地引腳的根數。The method for adjusting the characteristic impedance of the inspection jig of the embodiment of the present invention is a method for making the characteristic impedance of the inspection jig for inspecting a printed circuit board converge within a specified range, wherein the inspection jig includes: an inspection substrate having a signal line for transmitting an inspection signal output from a measuring instrument and a ground layer insulated from the signal line; a signal pin electrically connected to the signal line; a ground pin electrically connected to the ground layer; a holding portion for holding the signal pin and the ground pin; and a connector portion mounted on the inspection substrate and used to connect the inspection substrate and the measuring instrument, and setting the specified range to a capacitance greater than the characteristic impedance of the printed circuit board. The range of the inspection jig is narrower, the reference impedance is set at the center of the specified range, and at least one of the following is included: when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the interval between the signal pin and the ground pin is reduced; when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the interval between the signal pin and the ground pin is increased; when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the number of the ground pins is increased; and when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the number of the ground pins is reduced.

本發明的另一實施方式的檢查治具的特性阻抗的調整方法,是用於使檢查印刷電路板的檢查治具的特性阻抗收束在規定的範圍內的方法,所述檢查治具包括:檢查基板,具有用於傳遞從測量器輸出的檢查訊號的訊號線和與所述訊號線絕緣的接地層;與所述訊號線電連接的訊號引腳;與所述接地層電連接的接地引腳;保持所述訊號引腳和所述接地引腳的保持部;連接器部,安裝在所述檢查基板上,用於連接所述檢查基板和所述測量器;以及絕緣體,設有所述訊號引腳和所述接地引腳插通的通孔,將所述規定的範圍設定為比所述印刷電路板的特性阻抗的容許範圍更窄,將基準阻抗設定在所述規定的範圍的中心,並至少包括下述之一:在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,加粗所述訊號引腳與所述接地引腳的引腳直徑;在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,減小所述訊號引腳與所述接地引腳的引腳直徑;在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,減小所述保持部的所述通孔的直徑;在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,加大所述通孔的直徑;在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,增大所述絕緣體的電容率;以及在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,降低所述電容率。Another embodiment of the present invention is a method for adjusting the characteristic impedance of an inspection jig, which is used to make the characteristic impedance of the inspection jig for inspecting a printed circuit board converge within a specified range. The inspection jig includes: an inspection substrate having a signal line for transmitting an inspection signal output from a measuring device and a ground layer insulated from the signal line; a signal pin electrically connected to the signal line; a ground layer electrically connected to the ground layer; The test substrate includes a first detection element and a second detection element, wherein the detection element is provided with a first detection element and a second detection element. The detection element includes a first detection element and a second detection element. The detection element includes a first detection element and a second detection element. The detection element includes a first detection element and a second detection element. The detection element includes a first detection element and a second detection element. The detection element includes a first detection element and a second detection element. At least one of the following is included: when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the pin diameters of the signal pin and the ground pin are thickened; when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the pin diameters of the signal pin and the ground pin are reduced; when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, , reducing the diameter of the through hole of the holding portion; when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, increasing the diameter of the through hole; when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, increasing the capacitance of the insulator; and when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, reducing the capacitance.

按照本實施方式,可以提供能高精度檢查傳輸高頻訊號的印刷電路板的檢查治具以及檢查治具的特性阻抗的調整方法。According to this embodiment, a test jig capable of testing a printed circuit board transmitting a high-frequency signal with high accuracy and a method for adjusting the characteristic impedance of the test jig can be provided.

以下,參照附圖說明本實施方式。另外,在各圖中,對具有同等的功能的結構要素標注相同的附圖標記。此外,各結構要素的縮放比率適當變更為在附圖上可識別的大小。Hereinafter, the present embodiment will be described with reference to the accompanying drawings. In addition, in each figure, the same figure mark is used for the structural elements having the same function. In addition, the scaling ratio of each structural element is appropriately changed to a size that can be recognized in the accompanying drawings.

<檢查系統100><Inspection System 100>

參照圖1,說明本實施方式的檢查系統100。Referring to FIG1 , an inspection system 100 according to the present embodiment is described.

檢查系統100是用於檢查柔性印刷電路板(FPC)等印刷電路板200的檢查系統。The inspection system 100 is an inspection system for inspecting a printed circuit board 200 such as a flexible printed circuit board (FPC).

檢查系統100具備檢查治具1和測量器50。The inspection system 100 includes an inspection jig 1 and a measuring device 50.

檢查治具1具備檢查基板10、訊號引腳21、接地引腳22、保持部30和連接器部40。檢查治具1詳細後述。The inspection jig 1 includes an inspection substrate 10, a signal pin 21, a ground pin 22, a holding portion 30, and a connector portion 40. The inspection jig 1 will be described in detail later.

測量器50是測定印刷電路板200的傳輸特性(特性阻抗,VSWR,串擾,傳輸損耗等)的裝置,例如是向量網路分析儀(VNA)、TDR示波器、直流電阻測定器。The measuring device 50 is a device for measuring the transmission characteristics (characteristic impedance, VSWR, crosstalk, transmission loss, etc.) of the printed circuit board 200, and is, for example, a vector network analyzer (VNA), a TDR oscilloscope, or a DC resistance meter.

檢查治具1和測量器50借助線纜60連接。具體地,測量器50借助線纜60與檢查治具1的連接器部40連接。在本實施方式中,連接器部40為同軸連接器,線纜60為同軸線纜。The inspection jig 1 and the measuring device 50 are connected via a cable 60. Specifically, the measuring device 50 is connected to the connector portion 40 of the inspection jig 1 via the cable 60. In the present embodiment, the connector portion 40 is a coaxial connector, and the cable 60 is a coaxial cable.

如圖1所示,在檢查中,檢查治具1的引腳(後述的訊號引腳21和接地引腳22)與安裝在檢查物件的印刷電路板200上的連接器210的端子(訊號端子和接地端子)接觸。另外,印刷電路板200上未設置連接器210的情況下,引腳可以直接接觸印刷電路板200的端子。As shown in FIG1 , during the inspection, the pins of the inspection jig 1 (the signal pin 21 and the ground pin 22 described later) contact the terminals (the signal terminal and the ground terminal) of the connector 210 mounted on the printed circuit board 200 of the inspection object. In addition, when the connector 210 is not provided on the printed circuit board 200, the pins may directly contact the terminals of the printed circuit board 200.

這裡,說明透過檢查系統100進行的印刷電路板200的檢查方法的一例。Here, an example of a method for inspecting a printed circuit board 200 using the inspection system 100 will be described.

首先,使檢查治具1的訊號引腳21與檢查物件的印刷電路板200的訊號線(未圖示)接觸,使檢查治具1的接地引腳22與印刷電路板200的接地層(未圖示)接觸。隨後,從測量器50向檢查治具1輸出檢查訊號(脈衝訊號等),測量器50接收所述檢查訊號的反射波。而且,測量器50根據接收的反射波進行印刷電路板200的好壞判定。First, the signal pin 21 of the inspection jig 1 is brought into contact with the signal line (not shown) of the printed circuit board 200 of the inspection object, and the ground pin 22 of the inspection jig 1 is brought into contact with the ground layer (not shown) of the printed circuit board 200. Then, the inspection signal (pulse signal, etc.) is output from the measuring device 50 to the inspection jig 1, and the measuring device 50 receives the reflected wave of the inspection signal. And, the measuring device 50 makes a quality judgment of the printed circuit board 200 based on the received reflected wave.

另外,好壞判定可以由測量器50進行,也可以由與測量器50連接的電腦等資訊處理裝置進行。此外,可以取得基於TDR轉換的VSWR,根據VSWR進行印刷電路板200的好壞判定。The quality determination may be performed by the measuring device 50 or by an information processing device such as a computer connected to the measuring device 50. Alternatively, the quality determination of the printed circuit board 200 may be performed based on the VSWR obtained by TDR conversion.

<檢查治具1><Inspection jig 1>

接下來,參照圖1~圖3,具體說明檢查治具1的結構。圖1所示的檢查基板10是沿圖2和圖3的I-I線的斷面圖。圖2和圖3分別表示了檢查基板10的俯視圖和仰視圖。另外,圖2和圖3未圖示檢查基板10的保護膜16。Next, the structure of the inspection jig 1 is specifically described with reference to Figs. 1 to 3. The inspection substrate 10 shown in Fig. 1 is a cross-sectional view along the line I-I of Figs. 2 and 3. Figs. 2 and 3 respectively show a top view and a bottom view of the inspection substrate 10. In addition, Figs. 2 and 3 do not show the protective film 16 of the inspection substrate 10.

檢查治具1具備檢查基板10、訊號引腳21、接地引腳22、保持部30和連接器部40。The inspection jig 1 includes an inspection substrate 10 , a signal pin 21 , a ground pin 22 , a holding portion 30 , and a connector portion 40 .

檢查基板10是剛性印刷電路板,包含由預浸料等構成的絕緣基材15,而且透過由阻焊劑等構成的保護膜16實施表面保護。The inspection substrate 10 is a rigid printed circuit board, including an insulating base material 15 made of prepreg or the like, and the surface of the substrate is protected by a protective film 16 made of a solder resist or the like.

檢查基板10具有訊號線11、接地層12、13和層間連接部14。The inspection substrate 10 has a signal line 11 , ground layers 12 , 13 , and an interlayer connection portion 14 .

訊號線11是用於傳遞從測量器50輸出的檢查訊號的傳輸線路。在本實施方式中,如圖1所示,訊號線11構成為設置在檢查基板10的上表面的微帶線。The signal line 11 is a transmission line for transmitting the inspection signal output from the measuring device 50. In the present embodiment, as shown in FIG. 1 , the signal line 11 is configured as a microstrip line provided on the upper surface of the inspection substrate 10.

接地層12、13是與訊號線11絕緣的導電層。在本實施方式中,如圖1所示,接地層12設置在檢查基板10的下表面。接地層13設置在檢查基板的上表面。The ground layers 12 and 13 are conductive layers insulated from the signal line 11. In the present embodiment, as shown in Fig. 1, the ground layer 12 is provided on the lower surface of the inspection substrate 10. The ground layer 13 is provided on the upper surface of the inspection substrate.

如圖2和圖3所示,接地層12、13覆蓋檢查基板10的主面的大部分。為了抑制平面共振,檢查基板10上設有多個通孔17。各通孔17將接地層12和接地層13電連接。As shown in Fig. 2 and Fig. 3, the ground layers 12 and 13 cover most of the main surface of the inspection substrate 10. In order to suppress the plane resonance, a plurality of through holes 17 are provided in the inspection substrate 10. Each through hole 17 electrically connects the ground layer 12 and the ground layer 13.

通孔Hc用於將連接器部40以螺栓等固定在檢查基板10的安裝區域A上。The through hole Hc is used to fix the connector portion 40 to the mounting area A of the inspection substrate 10 by bolts or the like.

接地層13以包圍訊號線11的方式形成。接地層12以包圍層間連接部14的連接盤(後述的外部連接盤14a1)的方式形成。如後所述,接地層12與外部連接盤14a1之間的間隙G被調整為將層間連接部14的特性阻抗收束在規定的範圍。The ground layer 13 is formed to surround the signal line 11. The ground layer 12 is formed to surround the connection pad (external connection pad 14a1 described later) of the interlayer connection portion 14. As described later, the gap G between the ground layer 12 and the external connection pad 14a1 is adjusted so that the characteristic impedance of the interlayer connection portion 14 falls within a predetermined range.

層間連接部14將訊號線11和訊號引腳21電連接。層間連接部14具有外部連接盤14a1。外部連接盤14a1被鍍層14b(後述)覆蓋。另外,在本實施方式中,層間連接部14為通孔。但是,層間連接部14也可以是填充過孔等其他層間連接手段。The interlayer connection portion 14 electrically connects the signal line 11 and the signal pin 21. The interlayer connection portion 14 has an external connection pad 14a1. The external connection pad 14a1 is covered by a plating layer 14b (described later). In addition, in the present embodiment, the interlayer connection portion 14 is a through hole. However, the interlayer connection portion 14 may also be other interlayer connection means such as a filled via.

訊號引腳21是與檢查物件的印刷電路板200上安裝的連接器210的訊號端子(未圖示)接觸的引腳。另外,印刷電路板200不具有連接器210的情況下,訊號引腳21與印刷電路板200上的端子接觸。The signal pin 21 is a pin that contacts a signal terminal (not shown) of a connector 210 mounted on the printed circuit board 200 of the inspection object. In addition, when the printed circuit board 200 does not have the connector 210, the signal pin 21 contacts a terminal on the printed circuit board 200.

訊號引腳21與檢查基板10的訊號線11電連接。在本實施方式中,如圖1所示,訊號引腳21配置在檢查基板10的下表面側,與層間連接部14的外部連接盤14a1接觸。這樣,訊號引腳21借助層間連接部14與訊號線11電連接。The signal pin 21 is electrically connected to the signal line 11 of the inspection substrate 10. In this embodiment, as shown in FIG. 1 , the signal pin 21 is disposed on the lower surface side of the inspection substrate 10 and contacts the external connection pad 14a1 of the interlayer connection portion 14. In this way, the signal pin 21 is electrically connected to the signal line 11 via the interlayer connection portion 14.

接地引腳22與檢查基板10的接地層12接觸。在本實施方式中,接地引腳22借助通孔17也和接地層13電連接。在本實施方式中,設有多個接地引腳22。The ground pin 22 is in contact with the ground layer 12 of the inspection substrate 10. In the present embodiment, the ground pin 22 is also electrically connected to the ground layer 13 via the through hole 17. In the present embodiment, a plurality of ground pins 22 are provided.

訊號引腳21和接地引腳22例如可以採用市售的彈簧探針(所謂POGO引腳)。彈簧探針是半導體部件或者印刷電路板的電氣檢查中應用的探針。通常,市售的彈簧探針具有充分的耐久性。The signal pin 21 and the ground pin 22 may be, for example, commercially available spring probes (so-called POGO pins). The spring probes are probes used in electrical inspections of semiconductor components or printed circuit boards. Generally, commercially available spring probes have sufficient durability.

保持部30保持訊號引腳21和接地引腳22。訊號引腳21、接地引腳22和保持部30構成探針。The holding portion 30 holds the signal pin 21 and the ground pin 22. The signal pin 21, the ground pin 22, and the holding portion 30 constitute a probe.

在本實施方式中,保持部30由樹脂等絕緣材料構成,固定在檢查基板10的下表面側。保持部30的材料例如是聚苯硫醚(PPS)。In the present embodiment, the holding part 30 is made of an insulating material such as resin, and is fixed to the lower surface of the inspection substrate 10. The material of the holding part 30 is, for example, polyphenylene sulfide (PPS).

連接器部40安裝在檢查基板10上,是用於連接檢查基板10和測量器50的連接器。連接器部40的訊號線(未圖示)與檢查基板10的訊號線11電連接。連接器部40例如是和同軸線纜連接的同軸連接器。The connector part 40 is mounted on the inspection substrate 10 and is a connector for connecting the inspection substrate 10 and the measuring device 50. The signal line (not shown) of the connector part 40 is electrically connected to the signal line 11 of the inspection substrate 10. The connector part 40 is, for example, a coaxial connector connected to a coaxial cable.

另外,上述的檢查治具1具有1條訊號線11和與其對應的1根訊號引腳21。但是,檢查治具1不限於此。即,檢查治具1可以具有多條訊號線11和與其對應的多根訊號引腳21。In addition, the above-mentioned inspection jig 1 has one signal line 11 and one signal pin 21 corresponding thereto. However, the inspection jig 1 is not limited thereto. That is, the inspection jig 1 may have a plurality of signal lines 11 and a plurality of signal pins 21 corresponding thereto.

這裡,參照圖4,說明檢查基板10的一例。所述檢查基板10具有4層結構。檢查基板10的厚度例如約1mm。檢查基板10透過具有足夠的厚度,保證支撐保持部30和連接器部40的強度。此外,檢查基板10的訊號線11的長度為數cm左右(例如3~4cm)。Here, referring to FIG. 4 , an example of the inspection substrate 10 is described. The inspection substrate 10 has a 4-layer structure. The thickness of the inspection substrate 10 is, for example, about 1 mm. The inspection substrate 10 has sufficient thickness to ensure the strength of the support and holding portion 30 and the connector portion 40. In addition, the length of the signal line 11 of the inspection substrate 10 is about several centimeters (for example, 3 to 4 cm).

在圖4的檢查基板10中,絕緣基材15的內部設有接地層18、19。接地層18、19和接地層12同樣,以包圍層間連接部14的方式設置。接地層18具有作為微帶線亦即訊號線11的接地的功能。此外,透過設置接地層18、19,可以提高檢查基板10的剛性。In the inspection substrate 10 of FIG4 , ground layers 18 and 19 are provided inside the insulating base material 15. The ground layers 18 and 19 are provided in a manner surrounding the interlayer connection portion 14, similarly to the ground layer 12. The ground layer 18 has a function of grounding the microstrip line, that is, the signal line 11. In addition, by providing the ground layers 18 and 19, the rigidity of the inspection substrate 10 can be improved.

絕緣基材15由3個絕緣基材15a、15b、15c組成。絕緣基材15a的上表面設有接地層13。絕緣基材15a與絕緣基材15b之間設有接地層18。而且,絕緣基材15b和絕緣基材15c之間設有接地層19。而且,絕緣基材15c的下表面設有接地層12。The insulating substrate 15 is composed of three insulating substrates 15a, 15b, and 15c. A ground layer 13 is provided on the upper surface of the insulating substrate 15a. A ground layer 18 is provided between the insulating substrates 15a and 15b. Furthermore, a ground layer 19 is provided between the insulating substrates 15b and 15c. Furthermore, a ground layer 12 is provided on the lower surface of the insulating substrate 15c.

接地層12的一部分以能和接地引腳22接觸的方式未被保護膜16覆蓋。另外,所述部分可以透過鍍金等實施表面處理。A portion of the ground layer 12 is not covered by the protective film 16 so as to be in contact with the ground pin 22. In addition, the portion may be subjected to surface treatment such as gold plating.

層間連接部14在與接地層18、19相同的面(層級)上具有內部連接盤14a2、14a2。層間連接部14具有設置在檢查基板10內部的內部連接盤14a2。內部連接盤14a2、14a2設置在與接地層18、19相同的面上。透過調整內部連接盤14a2與接地層18(19)之間的間隙,將層間連接部14的特性阻抗收束在規定的範圍內。The interlayer connection portion 14 has internal connection pads 14a2, 14a2 on the same plane (layer) as the ground layers 18, 19. The interlayer connection portion 14 has an internal connection pad 14a2 provided inside the inspection substrate 10. The internal connection pads 14a2, 14a2 are provided on the same plane as the ground layers 18, 19. By adjusting the gap between the internal connection pad 14a2 and the ground layer 18 (19), the characteristic impedance of the interlayer connection portion 14 is limited within a predetermined range.

另外,在本實施方式中,內部連接盤14a2與接地層18之間的間隙以及內部連接盤14a2與接地層19之間的間隙,和接地層12與外部連接盤14a1之間的間隙G相等。這樣,可以更高精度地調整層間連接部14的特性阻抗,即,收束在規定的範圍內。此外,也可以僅用內部連接盤14a2與接地層18之間的間隙調整層間連接部14的特性阻抗。此外,各連接盤(外部連接盤14a1,內部連接盤14a2)的間隙可以分別獨立任意變更。In addition, in the present embodiment, the gap between the internal connection land 14a2 and the ground layer 18 and the gap between the internal connection land 14a2 and the ground layer 19 are equal to the gap G between the ground layer 12 and the external connection land 14a1. In this way, the characteristic impedance of the interlayer connection portion 14 can be adjusted with higher accuracy, that is, it can be converged within a prescribed range. In addition, the characteristic impedance of the interlayer connection portion 14 can also be adjusted only by the gap between the internal connection land 14a2 and the ground layer 18. In addition, the gap between each connection land (external connection land 14a1, internal connection land 14a2) can be changed arbitrarily independently.

為了保證與訊號引腳21的接觸性,層間連接部14的外部連接盤14a1被鍍層14b覆蓋。訊號引腳21以和鍍層14b抵接的方式配置。另外,鍍層14b可以透過鍍金等實施表面處理。In order to ensure contact with the signal pin 21, the external connection pad 14a1 of the interlayer connection portion 14 is covered with a plating layer 14b. The signal pin 21 is arranged so as to abut against the plating layer 14b. In addition, the plating layer 14b can be surface-treated by gold plating or the like.

層間連接部14(通孔)填充有作為加強材料的樹脂14c。代替樹脂,層間連接部14可以填充導電漿料。或者,透過鍍膜處理填充通孔。The interlayer connection 14 (through hole) is filled with a resin 14c as a reinforcing material. Instead of the resin, the interlayer connection 14 may be filled with a conductive paste. Alternatively, the through hole is filled by a plating process.

這樣,在本實施方式中,作為層間連接部14的通孔具有實心結構。而且,其端部被鍍層14b保護。這樣,訊號引腳21可以和層間連接部14接觸。如此,可以縮短檢查訊號的傳遞路徑。Thus, in this embodiment, the through hole serving as the interlayer connection portion 14 has a solid structure. Moreover, its end is protected by the plating layer 14b. Thus, the signal pin 21 can contact the interlayer connection portion 14. Thus, the transmission path of the inspection signal can be shortened.

另外,圖4的示例中,檢查基板10具有4層結構。但是,檢查基板10的結構不限於此。即,檢查基板10可以具有圖1所示的2層結構。或者,檢查基板10還可以具有3層或5層以上的結構。In the example of FIG4 , the inspection substrate 10 has a four-layer structure. However, the structure of the inspection substrate 10 is not limited thereto. That is, the inspection substrate 10 may have a two-layer structure as shown in FIG1 . Alternatively, the inspection substrate 10 may have a three-layer or five-layer structure or more.

此外,設置訊號線11的位置不限於檢查基板10的上表面。例如,訊號線11可以設置在檢查基板10的下表面。此時,例如層間連接部14設在連接器部40的正下方。而且,訊號線11從層間連接部14的下端向保持部30延伸。In addition, the position where the signal line 11 is provided is not limited to the upper surface of the inspection substrate 10. For example, the signal line 11 may be provided on the lower surface of the inspection substrate 10. In this case, for example, the interlayer connection portion 14 is provided directly below the connector portion 40. Furthermore, the signal line 11 extends from the lower end of the interlayer connection portion 14 toward the holding portion 30.

此外,層間連接部14可以具有包含連接的多個過孔的結構。In addition, the interlayer connection portion 14 may have a structure including a plurality of connected vias.

此外,在圖4的檢查基板10中,接地層19不是必須的。即,根據所需的特性,在檢查基板10可以省略。4, the ground layer 19 is not essential. That is, it can be omitted in the inspection substrate 10 according to the required characteristics.

這裡,作為檢查基板10的製造方法的一例,參照圖5A~圖5C說明圖4所示的檢查基板10的製造方法。Here, as an example of a method for manufacturing the inspection substrate 10, a method for manufacturing the inspection substrate 10 shown in FIG. 4 will be described with reference to FIGS. 5A to 5C.

如圖5A的(1)所示,準備在絕緣基材111的上表面和下表面分別設有金屬箔112和金屬箔113的雙面覆金屬箔層壓板。絕緣基材111例如為預浸料(300μm厚)。金屬箔112、113例如為銅箔(18μm厚)。As shown in (1) of FIG. 5A , a double-sided metal foil-clad laminate is prepared in which metal foil 112 and metal foil 113 are provided on the upper and lower surfaces of an insulating substrate 111, respectively. The insulating substrate 111 is, for example, a prepreg (300 μm thick). The metal foils 112 and 113 are, for example, copper foils (18 μm thick).

接下來,如圖5A的(2)所示,採用公知的光刻法,將金屬箔112、113圖案化。這樣,形成連接盤112a、113a和接地層112b、113b。連接盤112a、113a成為透過後述的工序形成的通孔118a的內部連接盤。連接盤112a、113a的直徑例如為350μm。Next, as shown in (2) of FIG. 5A, the metal foils 112 and 113 are patterned by a known photolithography method. In this way, connection pads 112a and 113a and grounding layers 112b and 113b are formed. The connection pads 112a and 113a become internal connection pads of the through holes 118a formed by the process described later. The diameter of the connection pads 112a and 113a is, for example, 350 μm.

接下來,如圖5A的(3)所示,準備在絕緣基材114的單面設有金屬箔115的第一單面覆金屬箔層壓板,以及在絕緣基材116的單面設有金屬箔117的第二單面覆金屬箔層壓板。隨後,在透過前述工序得到的配線基材的上表面和下表面分別層壓第一單面覆金屬箔層壓板和第二單面覆金屬箔層壓板,制作圖5A的(3)所示的層壓體。另外,絕緣基材114、116例如為預浸料(300μm厚)。金屬箔115、117例如為銅箔(18μm厚)。Next, as shown in (3) of FIG. 5A , a first single-sided metal foil laminate having a metal foil 115 on one side of an insulating substrate 114 and a second single-sided metal foil laminate having a metal foil 117 on one side of an insulating substrate 116 are prepared. Subsequently, the first single-sided metal foil laminate and the second single-sided metal foil laminate are laminated on the upper and lower surfaces of the wiring substrate obtained through the above-mentioned process, respectively, to produce the laminate shown in (3) of FIG. 5A . In addition, the insulating substrates 114 and 116 are, for example, prepregs (300 μm thick). The metal foils 115 and 117 are, for example, copper foils (18 μm thick).

接下來,如圖5B的(1)所示,利用鑽孔加工,形成在厚度方向貫穿透過前一工序得到的層壓體的通孔H1。通孔H1以貫穿連接盤112a、113a的方式形成。通孔H1的直徑例如為200μm。Next, as shown in (1) of FIG5B, a through hole H1 is formed by drilling to penetrate the laminate obtained in the previous step in the thickness direction. The through hole H1 is formed to penetrate the connection pads 112a and 113a. The diameter of the through hole H1 is, for example, 200 μm.

接下來,如圖5B的(2)所示,針對設有通孔H1的層壓體實施電鍍處理。這樣,層壓體的上表面和下表面,以及通孔H1的內壁形成鍍層118。這樣,形成將層壓體上表面的金屬箔115和層壓體下表面的金屬箔117電連接的通孔118a。另外,鍍層118的厚度為例如25μm。Next, as shown in (2) of FIG. 5B , the laminate having the through hole H1 is subjected to electroplating. Thus, the upper and lower surfaces of the laminate and the inner wall of the through hole H1 are formed with a plating layer 118. Thus, a through hole 118a is formed that electrically connects the metal foil 115 on the upper surface of the laminate and the metal foil 117 on the lower surface of the laminate. The thickness of the plating layer 118 is, for example, 25 μm.

接下來,如圖5C的(1)所示,向通孔118a填充樹脂121,隨後,透過進行電鍍處理形成鍍層122、123。Next, as shown in (1) of FIG. 5C , the through hole 118 a is filled with a resin 121 and then, plating layers 122 and 123 are formed by performing an electroplating process.

接下來,如圖5C的(2)所示,透過公知的光刻法,將層壓體的外層的導電層圖案化。這樣,形成訊號線124、接地層125、126和鍍層127。隨後,利用阻焊劑等形成外層的保護膜,透過進行端子部分的表面處理(鍍金等)得到檢查基板10。Next, as shown in (2) of FIG. 5C , the conductive layer of the outer layer of the laminate is patterned by a known photolithography method. In this way, the signal line 124, the ground layers 125 and 126, and the plating layer 127 are formed. Subsequently, a protective film of the outer layer is formed using a solder resist, and the surface treatment (gold plating, etc.) of the terminal portion is performed to obtain the inspection substrate 10.

以上,說明了本實施方式的檢查治具1。各特性阻抗的調整後述。在上述的檢查治具1中,訊號線11的特性阻抗收束在規定的範圍內。此外,訊號引腳21的特性阻抗也收束在所述規定的範圍內。如上所述,基準阻抗位於規定的範圍的中心。而且是比檢查物件的印刷電路板的特性阻抗的容許範圍更窄的範圍,例如50±2Ω。The above describes the inspection jig 1 of the present embodiment. The adjustment of each characteristic impedance will be described later. In the above-mentioned inspection jig 1, the characteristic impedance of the signal line 11 is within a specified range. In addition, the characteristic impedance of the signal pin 21 is also within the specified range. As described above, the reference impedance is located at the center of the specified range. And it is a range narrower than the allowable range of the characteristic impedance of the printed circuit board of the inspection object, for example, 50±2Ω.

按照本實施方式,層間連接部14的特性阻抗也收束在所述規定的範圍內。這樣,透過將訊號線11、層間連接部14和訊號引腳21的各特性阻抗收束在規定的範圍內,將傳遞檢查訊號的從連接器部40至訊號引腳21的傳遞區域(後述的區域R1)的特性阻抗,即,將遍佈檢查治具1整體的特性阻抗收束在規定的範圍內。這樣,可以提高傳輸高頻訊號的印刷電路板的檢查精度。According to this embodiment, the characteristic impedance of the interlayer connection portion 14 is also within the prescribed range. In this way, by confining the characteristic impedances of the signal line 11, the interlayer connection portion 14, and the signal pin 21 within the prescribed range, the characteristic impedance of the transmission area (region R1 described later) from the connector portion 40 to the signal pin 21 for transmitting the inspection signal, that is, the characteristic impedance of the entire inspection jig 1 is confined within the prescribed range. In this way, the inspection accuracy of the printed circuit board that transmits high-frequency signals can be improved.

<將特性阻抗收束在規定的範圍內的方法><Methods for keeping characteristic impedance within a specified range>

參照圖6~圖11,說明用於將檢查治具1的特性阻抗收束在規定的範圍內的方法。6 to 11 , a method for limiting the characteristic impedance of the inspection jig 1 to a predetermined range will be described.

另外,在下述說明的模擬和實測中,作為檢查基板10使用了在圖4中說明的具有4層結構的檢查基板。保持部30的材料為聚苯硫醚(電容率Dk=3.6)。訊號引腳21與接地引腳22之間的引腳間隔設為0.35mm。In the simulation and actual measurement described below, the test substrate having a four-layer structure described in FIG. 4 was used as the test substrate 10. The material of the holding portion 30 was polyphenylene sulfide (capacitance constant Dk=3.6). The pin spacing between the signal pin 21 and the ground pin 22 was set to 0.35 mm.

首先,說明將訊號線11的特性阻抗收束在規定的範圍內的方法。First, a method for keeping the characteristic impedance of the signal line 11 within a predetermined range will be described.

透過調整訊號線11的線寬,能夠將訊號線11的特性阻抗收束在規定的範圍內。具體訊號線11的特性阻抗隨著線寬的加大而降低。By adjusting the line width of the signal line 11, the characteristic impedance of the signal line 11 can be brought within a specified range. Specifically, the characteristic impedance of the signal line 11 decreases as the line width increases.

圖6是表示訊號線11的線寬與訊號線11的特性阻抗之間的關係的圖表。圖中,空心圓圈的值是根據基於電磁場分析的類比得到的特性阻抗值。黑色圓圈是利用TDR法實測的特性阻抗值(圖8、圖10也同樣)。另外,在圖6中描繪了圖11的900psec的值。FIG6 is a graph showing the relationship between the line width of the signal line 11 and the characteristic impedance of the signal line 11. In the figure, the values of the hollow circles are the characteristic impedance values obtained by analogy based on electromagnetic field analysis. The black circles are the characteristic impedance values measured by the TDR method (the same applies to FIG8 and FIG10). In addition, FIG6 depicts the value of 900psec of FIG11.

從圖6可知,訊號線11的線寬為0.55mm時,訊號線11的特性阻抗成為大致50Ω。為了使訊號線11的特性阻抗收束在50±2Ω的範圍內,線寬只要在0.55±0.04mm即可。As can be seen from Fig. 6, when the line width of the signal line 11 is 0.55 mm, the characteristic impedance of the signal line 11 is approximately 50Ω. In order to make the characteristic impedance of the signal line 11 within the range of 50±2Ω, the line width only needs to be 0.55±0.04 mm.

接下來,說明將層間連接部14的特性阻抗收束在規定的範圍內的方法。Next, a method for keeping the characteristic impedance of the interlayer connecting portion 14 within a predetermined range will be described.

透過調整外部連接盤14a1與接地層之間的間隙G,能夠將層間連接部14的特性阻抗收束在規定的範圍內。具體如圖7所示,間隙G較大一方,層間連接部14的特性阻抗更高。圖8是表示間隙G與層間連接部14的特性阻抗之間的關係的圖表。這裡,還調整接地層18、19與內部連接盤14a2之間的間隙。即,以使該間隙與接地層12和外部連接盤14a1之間的間隙相同的方式進行調整。另外,在圖8中描繪了圖11的1115psec的值。By adjusting the gap G between the external connection pad 14a1 and the ground layer, the characteristic impedance of the interlayer connection portion 14 can be brought within a predetermined range. Specifically, as shown in FIG7 , the larger the gap G is, the higher the characteristic impedance of the interlayer connection portion 14 is. FIG8 is a graph showing the relationship between the gap G and the characteristic impedance of the interlayer connection portion 14. Here, the gap between the ground layers 18, 19 and the internal connection pad 14a2 is also adjusted. That is, the gap is adjusted in the same manner as the gap between the ground layer 12 and the external connection pad 14a1. In addition, the value of 1115 psec of FIG11 is depicted in FIG8 .

從圖8可知,間隙G為0.25mm時,層間連接部14的特性阻抗成為大致50Ω。為了使層間連接部14的特性阻抗收束在規定的範圍的50±2Ω的範圍內,只要間隙G為0.25±0.075mm即可。As can be seen from Fig. 8, when the gap G is 0.25 mm, the characteristic impedance of the interlayer connection portion 14 is approximately 50Ω. In order to make the characteristic impedance of the interlayer connection portion 14 fall within the prescribed range of 50±2Ω, the gap G only needs to be 0.25±0.075 mm.

接下來,說明使訊號引腳21的特性阻抗收束在規定的範圍內的方法。Next, a method for making the characteristic impedance of the signal pin 21 fall within a predetermined range will be described.

透過調整配置在訊號引腳21周圍的接地引腳22的根數,可以使訊號引腳21的特性阻抗收束在規定的範圍內。這裡,如圖9所示,對接地引腳22的根數為2根、4根、8根的情況進行了評價。保持部30是設有多個通孔Hb的塊狀的絕緣體,所述多個通孔Hb中插通訊號引腳21和接地引腳22。By adjusting the number of ground pins 22 arranged around the signal pin 21, the characteristic impedance of the signal pin 21 can be brought within a predetermined range. Here, as shown in FIG9 , evaluation was performed for the cases where the number of ground pins 22 was 2, 4, and 8. The holding portion 30 is a block-shaped insulating body having a plurality of through holes Hb through which the signal pins 21 and the ground pins 22 are inserted.

在2根的情況下,2根接地引腳22隔著訊號引腳21配置。在4根的情況下,4根接地引腳22在縱向和橫向雙方向隔著訊號引腳21配置。在8根的情況下,8根接地引腳22在縱向、橫向和斜向的各方向隔著訊號引腳21配置。即,8根接地引腳22以包圍訊號引腳21的方式配置在格點上。不論哪種情況,引腳間隔(間距)固定。In the case of two pins, two ground pins 22 are arranged across the signal pin 21. In the case of four pins, four ground pins 22 are arranged across the signal pin 21 in both the longitudinal and transverse directions. In the case of eight pins, eight ground pins 22 are arranged across the signal pin 21 in each of the longitudinal, transverse and oblique directions. That is, the eight ground pins 22 are arranged on the grid in a manner surrounding the signal pin 21. In either case, the pin interval (pitch) is fixed.

另外,訊號引腳21與接地引腳22之間的間隔,以及接地引腳22間的間隔(引腳間隔)越大,訊號引腳21的特性阻抗越高。換句話說,引腳配置密度越高,訊號引腳21的特性阻抗越低。In addition, the larger the interval between the signal pin 21 and the ground pin 22, and the interval between the ground pins 22 (pin interval), the higher the characteristic impedance of the signal pin 21. In other words, the higher the pin arrangement density, the lower the characteristic impedance of the signal pin 21.

圖10是表示接地引腳22的根數和訊號引腳21的特性阻抗之間的關係的圖表。另外,圖10中描繪了圖11的1170psec的值。Fig. 10 is a graph showing the relationship between the number of ground pins 22 and the characteristic impedance of the signal pins 21. Fig. 10 also plots the value of 1170 psec in Fig. 11 .

從圖10可知,接地引腳22的根數越多,訊號引腳21的特性阻抗越低,接地引腳22為8根時訊號引腳21的特性阻抗成為大致50Ω。另外,在接地引腳22為4根的情況下,特性阻抗為50±2Ω的範圍的大致上限。而且,接地引腳22的根數為2根時,特性阻抗大幅偏離50±2Ω的範圍。因此,為了使訊號引腳21的特性阻抗收束在50±2Ω的範圍內,只要將8根接地引腳22配置在訊號引腳21的周圍即可。As can be seen from FIG. 10 , the more the number of ground pins 22 is, the lower the characteristic impedance of the signal pin 21 is. When there are 8 ground pins 22, the characteristic impedance of the signal pin 21 is approximately 50Ω. In addition, when there are 4 ground pins 22, the characteristic impedance is approximately the upper limit of the range of 50±2Ω. Moreover, when there are 2 ground pins 22, the characteristic impedance deviates greatly from the range of 50±2Ω. Therefore, in order to make the characteristic impedance of the signal pin 21 within the range of 50±2Ω, it is sufficient to arrange 8 ground pins 22 around the signal pin 21.

如上所述,將訊號線11的線寬、間隙G和接地引腳22的根數作為參數(控制因數),可以使訊號線11、層間連接部14和訊號引腳21的特性阻抗分別收束在規定的範圍內。As described above, by using the line width of the signal line 11, the gap G, and the number of ground pins 22 as parameters (control factors), the characteristic impedances of the signal line 11, the interlayer connection portion 14, and the signal pin 21 can be respectively within a specified range.

圖11表示了採用TDR法測定檢查治具1的特性阻抗的結果。圖中,區域R1表示檢查治具1的傳遞區域。區域R2表示檢查物件的印刷電路板200的傳遞區域。在測定特性阻抗的檢查治具1中,訊號線11的線寬調整為0.55mm。層間連接部14的間隙G調整為0.25mm。接地引腳22的根數調整為8根(間距0.35mm)。FIG11 shows the result of measuring the characteristic impedance of the inspection jig 1 using the TDR method. In the figure, region R1 represents the transmission area of the inspection jig 1. Region R2 represents the transmission area of the printed circuit board 200 of the inspection object. In the inspection jig 1 for measuring the characteristic impedance, the line width of the signal line 11 is adjusted to 0.55 mm. The gap G of the interlayer connection part 14 is adjusted to 0.25 mm. The number of ground pins 22 is adjusted to 8 (spacing 0.35 mm).

從圖11可知,在代表檢查治具1的傳遞區域整體的區域R1中,特性阻抗收束在規定的範圍的50±2Ω的範圍內。即,遍佈傳遞檢查訊號的從連接器部40至訊號引腳21的區域全域,特性阻抗收束在規定的範圍內。As can be seen from Fig. 11, the characteristic impedance is within the prescribed range of 50±2Ω in the region R1 representing the entire transmission area of the inspection jig 1. That is, the characteristic impedance is within the prescribed range throughout the entire region from the connector 40 to the signal pin 21 where the inspection signal is transmitted.

另外,在圖11中,檢查物件的印刷電路板200在其特性阻抗處於46±4Ω的範圍內時被判定為正常。所述範圍是印刷電路板200的VSWR滿足1.1以下的規格的範圍。即,此時,46±4Ω為容許範圍。規定的範圍(50±2Ω)比容許範圍更窄。In addition, in FIG. 11 , the printed circuit board 200 of the inspection object is judged to be normal when its characteristic impedance is within the range of 46±4Ω. The range is the range in which the VSWR of the printed circuit board 200 meets the specification of 1.1 or less. That is, at this time, 46±4Ω is the allowable range. The specified range (50±2Ω) is narrower than the allowable range.

如圖10所示,配置4根以上接地引腳22的情況下,可以使訊號引腳21的特性阻抗收束在50±2Ω的範圍內。可是,根據檢查物件的印刷電路板200的端子的規格,有時只能配置2根接地引腳22,而且,還難以改變(減小)引腳間隔。圖12表示了保持部30所保持的訊號引腳21和2根接地引腳22。As shown in FIG10, when four or more ground pins 22 are arranged, the characteristic impedance of the signal pin 21 can be narrowed within the range of 50±2Ω. However, depending on the terminal specifications of the printed circuit board 200 of the inspection object, only two ground pins 22 may be arranged, and it is difficult to change (reduce) the pin interval. FIG12 shows the signal pin 21 and two ground pins 22 held by the holding portion 30.

圖13表示採用TDR法測定具有圖12的引腳配置的檢查治具1的特性阻抗的結果。訊號線11的線寬調整為0.55mm。層間連接部14的間隙G調整為0.25mm。從圖13可知,接地引腳22為2根的情況下,訊號引腳21的特性阻抗約56Ω,大幅超過上限(52Ω)。此外,接地引腳22為4根的情況下,特性阻抗也到達大致上限。FIG13 shows the result of measuring the characteristic impedance of the inspection jig 1 having the pin configuration of FIG12 by the TDR method. The line width of the signal line 11 is adjusted to 0.55 mm. The gap G of the interlayer connection portion 14 is adjusted to 0.25 mm. As can be seen from FIG13, when there are two ground pins 22, the characteristic impedance of the signal pin 21 is about 56Ω, which greatly exceeds the upper limit (52Ω). In addition, when there are four ground pins 22, the characteristic impedance also reaches approximately the upper limit.

以下,說明即使在如上所述接地引腳22的根數較少的情況下,也能將訊號引腳21的特性阻抗調整到規定的範圍內的方法。Next, a method for adjusting the characteristic impedance of the signal pin 21 to be within a predetermined range even when the number of the ground pins 22 is small as described above will be described.

具體透過訊號引腳21和接地引腳22的直徑(以下,也稱“引腳的直徑”或者“引腳直徑”)的調整,保持部30的通孔Hb的直徑(以下,也稱“孔徑”)的調整,或者構成保持部30的絕緣材料的電容率的調整,來調整訊號引腳21的特性阻抗。Specifically, the characteristic impedance of the signal pin 21 is adjusted by adjusting the diameters of the signal pin 21 and the ground pin 22 (hereinafter also referred to as the "pin diameter" or the "pin diameter"), adjusting the diameter of the through hole Hb of the retaining portion 30 (hereinafter also referred to as the "hole diameter"), or adjusting the capacitance of the insulating material constituting the retaining portion 30.

圖14表示這些參數與訊號引腳21的特性阻抗的關係。關於引腳的直徑,直徑越大(加粗引腳),訊號引腳21的特性阻抗越低。關於保持部30的通孔Hb的直徑,直徑越小,訊號引腳21的特性阻抗越低。關於構成保持部30的絕緣材料的電容率,電容率越高,訊號引腳21的特性阻抗越低。FIG14 shows the relationship between these parameters and the characteristic impedance of the signal pin 21. Regarding the diameter of the pin, the larger the diameter (thicker the pin), the lower the characteristic impedance of the signal pin 21. Regarding the diameter of the through hole Hb of the holding portion 30, the smaller the diameter, the lower the characteristic impedance of the signal pin 21. Regarding the capacitance of the insulating material constituting the holding portion 30, the higher the capacitance, the lower the characteristic impedance of the signal pin 21.

因此,為了降低訊號引腳21的特性阻抗,有效的方法是加大引腳的直徑、減小通孔Hb的直徑或者增大保持部30的電容率。即,透過調整這些參數中的至少任意一個,可以使訊號引腳21的特性阻抗收束在規定的範圍內。接著,說明透過這種調整來控制特性阻抗的兩個實施例。Therefore, in order to reduce the characteristic impedance of the signal pin 21, an effective method is to increase the diameter of the pin, reduce the diameter of the through hole Hb, or increase the capacitance of the holding portion 30. That is, by adjusting at least one of these parameters, the characteristic impedance of the signal pin 21 can be brought within a specified range. Next, two embodiments of controlling the characteristic impedance through such adjustment are described.

如圖15所示,在實施例1中,保持部30的電容率調整為5.1。引腳直徑調整為0.20mm。孔徑調整為0.24mm。在實施例2中,保持部30的電容率調整為3.6。引腳直徑調整為0.26mm。孔徑調整為0.32mm。另外,不論在哪個實施例中,接地引腳22的根數都是2根。引腳間隔為0.35mm。訊號引腳21和接地引腳22都採用了市售的彈簧探針。上述的引腳直徑代表彈簧探針的桶部的直徑。As shown in FIG15 , in Embodiment 1, the capacitance of the retaining portion 30 is adjusted to 5.1. The pin diameter is adjusted to 0.20 mm. The hole diameter is adjusted to 0.24 mm. In Embodiment 2, the capacitance of the retaining portion 30 is adjusted to 3.6. The pin diameter is adjusted to 0.26 mm. The hole diameter is adjusted to 0.32 mm. In addition, regardless of the embodiment, the number of ground pins 22 is 2. The pin spacing is 0.35 mm. Commercially available spring probes are used for both the signal pin 21 and the ground pin 22. The above-mentioned pin diameter represents the diameter of the barrel of the spring probe.

在實施例2中,保持部30的電容率比實施例1小。因此,使用了較粗的引腳。保持部30的孔徑配合引腳直徑,調整為適當的值。透過TDR法測定了訊號引腳21的特性阻抗。其結果,任意一個實施例都得到了49~50Ω的值。圖16表示實施例1、2的檢查治具1的訊號引腳21的特性阻抗的測定結果。In Example 2, the capacitance of the retaining portion 30 is smaller than that of Example 1. Therefore, a thicker pin is used. The hole diameter of the retaining portion 30 is adjusted to an appropriate value in accordance with the pin diameter. The characteristic impedance of the signal pin 21 was measured by the TDR method. As a result, a value of 49 to 50Ω was obtained in any of the examples. FIG. 16 shows the measurement results of the characteristic impedance of the signal pin 21 of the inspection fixture 1 of Examples 1 and 2.

這樣,即使在接地引腳22的根數不能增加、引腳間隔也不能減小的情況下,也可以透過構成保持部30的絕緣材料的電容率的調整、訊號引腳21和接地引腳22的引腳直徑的調整、或者保持部30的通孔Hb的孔徑的調整,使訊號引腳21的特性阻抗收束在規定的範圍內。In this way, even when the number of ground pins 22 cannot be increased and the pin spacing cannot be reduced, the characteristic impedance of the signal pin 21 can be brought within a specified range by adjusting the capacitive capacity of the insulating material constituting the retaining portion 30, adjusting the pin diameters of the signal pin 21 and the ground pin 22, or adjusting the aperture of the through hole Hb of the retaining portion 30.

接下來,說明檢查系統的兩個變形例。Next, two variations of the inspection system are described.

<檢查系統的變形例1><Inspection system variation 1>

圖17表示變形例1的檢查系統100A的簡要結構。本變形例涉及用於檢查傳輸損耗或者串擾等檢查物件的印刷電路板的傳輸特性的檢查系統。Fig. 17 shows a schematic structure of an inspection system 100A according to Modification 1. This modification relates to an inspection system for inspecting transmission characteristics of a printed circuit board as an inspection object, such as transmission loss or crosstalk.

在本變形例的檢查系統100A中,檢查治具具備與檢查物件的印刷電路板200的輸入端子連接的檢查治具1A以及與印刷電路板200的輸出端子連接的檢查治具1B。檢查治具1A、1B的結構和前述的檢查治具1相同。In the inspection system 100A of this modification, the inspection jig includes an inspection jig 1A connected to the input terminal of the printed circuit board 200 of the inspection object and an inspection jig 1B connected to the output terminal of the printed circuit board 200. The structures of the inspection jigs 1A and 1B are the same as those of the inspection jig 1 described above.

測量器50具有測定介面51和測定介面52。測定介面51借助線纜60與檢查治具1A的連接器部40連接。測定介面52借助線纜60與檢查治具1B的連接器部40連接。The measuring device 50 includes a measuring interface 51 and a measuring interface 52. The measuring interface 51 is connected to the connector portion 40 of the inspection jig 1A via a cable 60. The measuring interface 52 is connected to the connector portion 40 of the inspection jig 1B via a cable 60.

另外,採用具有多個訊號線的檢查物件的印刷電路板200,還可以檢查串擾等訊號線間的傳輸特性。此時,每個訊號線採用1組檢查治具1A、1B。或者,可以採用具有多個訊號線11和多個訊號引腳21的檢查治具1A、1B。In addition, by using a printed circuit board 200 as an inspection object having multiple signal lines, the transmission characteristics between signal lines such as crosstalk can also be inspected. In this case, one set of inspection jigs 1A and 1B is used for each signal line. Alternatively, inspection jigs 1A and 1B having multiple signal lines 11 and multiple signal pins 21 can be used.

這裡,說明透過檢查系統100A的印刷電路板200的檢查方法的一例。Here, an example of a method for inspecting the printed circuit board 200 using the inspection system 100A will be described.

首先,檢查治具1A的訊號引腳21與檢查物件的印刷電路板200的訊號線(未圖示)的一端(輸入端)接觸。檢查治具1A的接地引腳22與印刷電路板200的接地層(未圖示)接觸。檢查治具1B的訊號引腳21與印刷電路板200的訊號線的另一端(輸出端)接觸。檢查治具1B的接地引腳22與印刷電路板200的接地層接觸。隨後,從測量器50(向量網路分析儀)的測定介面51向檢查治具1A輸出檢查訊號。而且,測量器50由測定介面52接收來自檢查治具1B的檢查訊號。而且,測量器50根據發送到檢查治具1A的檢查訊號、從檢查治具1B接收的檢查訊號,進行印刷電路板200的好壞判定。First, the signal pin 21 of the inspection jig 1A contacts one end (input end) of the signal line (not shown) of the printed circuit board 200 of the inspection object. The ground pin 22 of the inspection jig 1A contacts the ground layer (not shown) of the printed circuit board 200. The signal pin 21 of the inspection jig 1B contacts the other end (output end) of the signal line of the printed circuit board 200. The ground pin 22 of the inspection jig 1B contacts the ground layer of the printed circuit board 200. Then, the inspection signal is output from the measurement interface 51 of the measuring device 50 (vector network analyzer) to the inspection jig 1A. In addition, the measuring device 50 receives the inspection signal from the inspection jig 1B through the measurement interface 52. Then, the measuring device 50 determines whether the printed circuit board 200 is good or bad based on the inspection signal sent to the inspection jig 1A and the inspection signal received from the inspection jig 1B.

例如,測量器50根據發送的檢查訊號和接收的檢查訊號,取得S參數。此時,從測量器50的測定介面52向檢查治具1B輸出檢查訊號。而且,測量器50由測定介面51接收來自檢查治具1A的檢查訊號。而且,只要根據S參數計算的串擾處於正常範圍內,則判定印刷電路板200正常。否則,判定印刷電路板200異常。For example, the measuring device 50 obtains the S parameter based on the sent inspection signal and the received inspection signal. At this time, the inspection signal is output from the measurement interface 52 of the measuring device 50 to the inspection jig 1B. In addition, the measuring device 50 receives the inspection signal from the inspection jig 1A through the measurement interface 51. In addition, as long as the crosstalk calculated based on the S parameter is within the normal range, the printed circuit board 200 is judged to be normal. Otherwise, the printed circuit board 200 is judged to be abnormal.

另外,測量器50可以進行好壞判定。或者,與測量器50連接的電腦等資訊處理裝置進行好壞判斷。In addition, the measuring device 50 can make a good or bad judgment. Alternatively, an information processing device such as a computer connected to the measuring device 50 can make a good or bad judgment.

此外,在上述檢查方法中,透過採用直流電阻測定器作為測量器50,可以檢查印刷電路板200的訊號線的傳輸損耗。Furthermore, in the above inspection method, by using a DC resistance meter as the measuring device 50, the transmission loss of the signal line of the printed circuit board 200 can be inspected.

<檢查系統的變形例2><Inspection system variation 2>

圖18表示變形例2的檢查系統100B的簡要結構。本變形例涉及具備檢查治具1C的檢查系統,所述檢查治具1C包含不具有層間連接部14的檢查基板10A。18 shows a schematic structure of an inspection system 100B according to Modification 2. This modification relates to an inspection system including an inspection jig 1C including an inspection substrate 10A having no interlayer connection portion 14 .

在本變形例的檢查基板10A中,絕緣基材15的一個主面(圖13中下表面)上設有訊號線11、包圍訊號線11的接地層(未圖示)。以訊號引腳21與訊號線11接觸、接地引腳22與接地層接觸的方式,保持部30被固定在檢查基板10A上。這樣,在本變形例中訊號線11和訊號引腳21直接連接。In the inspection substrate 10A of this modification, a signal line 11 and a ground layer (not shown) surrounding the signal line 11 are provided on one main surface (lower surface in FIG. 13 ) of the insulating base material 15. The holding portion 30 is fixed to the inspection substrate 10A in such a manner that the signal pin 21 contacts the signal line 11 and the ground pin 22 contacts the ground layer. Thus, in this modification, the signal line 11 and the signal pin 21 are directly connected.

按照本變形例,可以採用不具有層間連接部14的檢查基板10A構成檢查系統。According to this modification, an inspection system can be configured using the inspection substrate 10A that does not have the interlayer connecting portion 14.

另外,可以使用多個檢查治具1C,構成變形例1這種用於檢查傳輸損耗、串擾等傳輸特性的檢查系統。In addition, a plurality of inspection jigs 1C can be used to form an inspection system for inspecting transmission characteristics such as transmission loss and crosstalk as in Modification 1.

如上上述,本領域技術人員能夠想到本發明的追加效果和各種變形。但是,本實施方式不限於上述的實施方式。在申請專利範圍的範圍及其實質相同的不脫離本發明思想的範圍內,可以實施各種追加、變更和局部刪除。As mentioned above, those skilled in the art can think of additional effects and various modifications of the present invention. However, the present implementation is not limited to the above implementation. Various additions, changes and partial deletions can be implemented within the scope of the patent application and the scope of the present invention.

1、1A、1B、1C:檢查治具 10:檢查基板 11:訊號線 12、13:接地層 14:層間連接部 14a1:外部連接盤 14a2:內部連接盤 14b:鍍層 14c:樹脂 15、15a、15b、15c:絕緣基材 16:保護膜 17:通孔 18、19:(內層的)接地層 21:訊號引腳 22:接地引腳 30:保持部 40:連接器部 50:測量器 60:線纜 100、100A、100B:檢查系統 111、114、116:絕緣基材 112、113、115、117:金屬箔 112a、113a:連接盤 112b、113b:接地層 118、122、123:鍍層 118a:通孔 121:樹脂 124:訊號線 125、126:接地層 127:鍍層 200:印刷電路板 210:連接器 A:安裝區域 G:間隙 H1、Hb、Hc:通孔 R1、R2:區域 1, 1A, 1B, 1C: Inspection jig 10: Inspection substrate 11: Signal line 12, 13: Ground layer 14: Interlayer connection 14a1: External connection plate 14a2: Internal connection plate 14b: Plating 14c: Resin 15, 15a, 15b, 15c: Insulation substrate 16: Protective film 17: Through hole 18, 19: (Inner layer) ground layer 21: Signal pin 22: Ground pin 30: Retaining part 40: Connector part 50: Measuring device 60: Cable 100, 100A, 100B: Inspection system 111, 114, 116: Insulating substrate 112, 113, 115, 117: Metal foil 112a, 113a: Connector pad 112b, 113b: Grounding layer 118, 122, 123: Plating 118a: Through hole 121: Resin 124: Signal line 125, 126: Grounding layer 127: Plating 200: Printed circuit board 210: Connector A: Mounting area G: Gap H1, Hb, Hc: Through hole R1, R2: Area

圖1是表示具有實施方式的檢查治具的檢查系統的簡要結構的圖。 圖2是實施方式的檢查治具所具有的檢查基板的俯視圖。 圖3是實施方式的檢查治具所具有的檢查基板的仰視圖。 圖4是沿圖2和圖3的I-I線的斷面圖。 圖5A是用於說明實施方式的檢查基板的製造方法的工序斷面圖。 圖5B是圖5A接下來的用於說明實施方式的檢查基板的製造方法的工序斷面圖。 圖5C是圖5B接下來的用於說明實施方式的檢查基板的製造方法的工序斷面圖。 圖6是表示檢查基板的訊號線的線寬與訊號線的特性阻抗之間的關係的圖表。 圖7是用於說明檢查基板的通孔的連接盤和接地層間的間隙的俯視圖。 圖8是表示通孔的連接盤和接地層間的間隙與通孔的特性阻抗之間的關係的圖表。 圖9是用於說明訊號引腳和接地引腳的配置以及接地引腳的根數的圖。 圖10是表示接地引腳的根數與訊號引腳的特性阻抗之間的關係的圖表。 圖11是表示實施方式的檢查治具的特性阻抗的測定結果的圖表。 圖12是表示檢查治具的保持部與被保持部保持的訊號引腳和2根接地引腳的局部斷面圖。 圖13是表示圖12所示的引腳配置的情況下的檢查治具的特性阻抗的測定結果的圖表。 圖14是說明用於調整訊號引腳的特性阻抗的參數的圖。 圖15是用於說明兩個實施例的圖。 圖16是表示兩個實施例的檢查治具的特性阻抗的測定結果的圖表。 圖17是表示實施方式的變形例1的檢查系統的簡要結構的圖。 圖18是表示實施方式的變形例2的檢查系統的簡要結構的圖。 圖19是表示現有的檢查治具的特性阻抗的測定結果的圖表。 FIG. 1 is a diagram showing a simplified structure of an inspection system having an inspection jig according to an embodiment. FIG. 2 is a top view of an inspection substrate provided by the inspection jig according to an embodiment. FIG. 3 is a bottom view of an inspection substrate provided by the inspection jig according to an embodiment. FIG. 4 is a cross-sectional view along the line I-I of FIG. 2 and FIG. 3. FIG. 5A is a cross-sectional view for explaining a process of manufacturing a method for manufacturing an inspection substrate according to an embodiment. FIG. 5B is a cross-sectional view for explaining a process of manufacturing a method for manufacturing an inspection substrate according to an embodiment following FIG. 5A. FIG. 5C is a cross-sectional view for explaining a process of manufacturing a method for manufacturing an inspection substrate according to an embodiment following FIG. 5B. FIG. 6 is a graph showing the relationship between the line width of a signal line of an inspection substrate and the characteristic impedance of the signal line. FIG. 7 is a top view for explaining the gap between the connection pad and the ground layer of the through hole of the inspection substrate. FIG. 8 is a graph showing the relationship between the gap between the connection pad and the ground layer of the through hole and the characteristic impedance of the through hole. FIG. 9 is a graph for explaining the arrangement of the signal pin and the ground pin and the number of the ground pins. FIG. 10 is a graph showing the relationship between the number of the ground pins and the characteristic impedance of the signal pin. FIG. 11 is a graph showing the measurement results of the characteristic impedance of the inspection jig of the embodiment. FIG. 12 is a partial cross-sectional view showing the holding portion of the inspection jig and the signal pin and two ground pins held by the held portion. FIG. 13 is a graph showing the measurement results of the characteristic impedance of the inspection jig in the case of the pin configuration shown in FIG. 12. FIG. 14 is a graph illustrating the parameters used to adjust the characteristic impedance of the signal pin. FIG. 15 is a graph for illustrating two embodiments. FIG. 16 is a graph showing the measurement results of the characteristic impedance of the inspection jig of the two embodiments. FIG. 17 is a diagram showing the simplified structure of the inspection system of the variant 1 of the embodiment. FIG. 18 is a diagram showing the simplified structure of the inspection system of the variant 2 of the embodiment. FIG. 19 is a graph showing the measurement results of the characteristic impedance of the existing inspection jig.

1:檢查治具 1: Check the fixture

10:檢查基板 10: Check the substrate

11:訊號線 11:Signal cable

12、13:接地層 12, 13: Ground layer

14:層間連接部 14: Interlayer connection part

14a1:外部連接盤 14a1: External connection plate

15:絕緣基材 15: Insulation substrate

16:保護膜 16: Protective film

21:訊號引腳 21: Signal pin

22:接地引腳 22: Ground pin

30:保持部 30:Maintenance Department

40:連接器部 40: Connector part

50:測量器 50:Measurer

60:線纜 60: Cable

200:印刷電路板 200: Printed circuit board

210:連接器 210: Connector

Claims (12)

一種檢查治具,用於檢查印刷電路板,所述檢查治具的特徵在於,包括:檢查基板,具有用於傳遞從測量器輸出的檢查訊號的訊號線和與所述訊號線絕緣的接地層;與所述訊號線電連接的訊號引腳;與所述接地層電連接的接地引腳;保持所述訊號引腳和所述接地引腳的保持部;以及連接器部,安裝在所述檢查基板上,用於連接所述檢查基板和所述測量器,所述保持部是設有供所述訊號引腳和所述接地引腳插通的通孔的絕緣體,能夠以在所述檢查治具中遍佈傳遞檢查訊號的從所述連接器部至所述訊號引腳的傳遞區域的全域,所述檢查治具的特性阻抗處於規定的範圍內的方式,調整所述訊號引腳與所述接地引腳的引腳直徑、所述通孔的直徑、以及所述絕緣體的電容率中的至少一個,所述規定的範圍比所述印刷電路板的特性阻抗的容許範圍更窄,基準阻抗位於所述規定的範圍的中心。 A testing jig for testing a printed circuit board, the testing jig comprising: a testing substrate having a signal line for transmitting a testing signal output from a measuring instrument and a grounding layer insulated from the signal line; a signal pin electrically connected to the signal line; a grounding pin electrically connected to the grounding layer; a holding portion for holding the signal pin and the grounding pin; and a connector portion mounted on the testing substrate for connecting the testing substrate and the measuring instrument, the holding portion being provided with a connector for the signal pin and the grounding pin. The insulator of the through hole through which the ground pin is inserted can adjust at least one of the pin diameters of the signal pin and the ground pin, the diameter of the through hole, and the capacitance of the insulator in such a manner that the characteristic impedance of the inspection jig is within a specified range over the entire transmission area from the connector portion to the signal pin in the inspection jig, wherein the specified range is narrower than the allowable range of the characteristic impedance of the printed circuit board, and the reference impedance is located at the center of the specified range. 如請求項1所述的檢查治具,其特徵在於, 能夠以在所述檢查治具中遍佈傳遞檢查訊號的從所述連接器部至所述訊號引腳的傳遞區域的全域,所述檢查治具的特性阻抗處於規定的範圍內的方式,調整所述訊號引腳與所述接地引腳之間的間隔、以及所述接地引腳的根數中的至少一個。 The inspection jig as claimed in claim 1 is characterized in that it is possible to adjust at least one of the interval between the signal pin and the ground pin and the number of the ground pins in such a manner that the characteristic impedance of the inspection jig is within a prescribed range over the entire transmission area from the connector portion to the signal pin where the inspection signal is transmitted in the inspection jig. 如請求項1或2所述的檢查治具,其特徵在於,所述容許範圍是用於滿足所述印刷電路板的電壓駐波比為1.1以下的範圍。 The inspection jig as described in claim 1 or 2 is characterized in that the allowable range is used to satisfy the voltage ripple ratio of the printed circuit board to be less than 1.1. 如請求項3所述的檢查治具,其特徵在於,所述基準阻抗為50Ω,所述容許範圍為50±4Ω。 The inspection jig as described in claim 3 is characterized in that the reference impedance is 50Ω and the allowable range is 50±4Ω. 如請求項1或2所述的檢查治具,其特徵在於,8根所述接地引腳以包圍所述訊號引腳的方式配置在格點上。 The inspection jig as described in claim 1 or 2 is characterized in that the eight ground pins are arranged on a grid in a manner surrounding the signal pins. 如請求項1或2所述的檢查治具,其特徵在於,僅配置有隔著所述訊號引腳設置的2根所述接地引腳。 The inspection jig as described in claim 1 or 2 is characterized in that only two ground pins are provided across the signal pins. 如請求項1或2所述的檢查治具,其特徵在於,所述訊號線設置在所述檢查基板的第一主面上,所述接地層設置在所述第一主面的相反側的第二主面上,所述訊號引腳配置在所述第二主面側,所述檢查基板還具備將所述訊號線和所述訊號引腳電連接的層間連接部,所述層間連接部的特性阻抗收束在規定的範圍內。 The inspection jig as claimed in claim 1 or 2 is characterized in that the signal line is arranged on the first main surface of the inspection substrate, the ground layer is arranged on the second main surface opposite to the first main surface, the signal pin is arranged on the second main surface side, and the inspection substrate further has an interlayer connection portion for electrically connecting the signal line and the signal pin, and the characteristic impedance of the interlayer connection portion is within a specified range. 如請求項7所述的檢查治具,其特徵在於,所述層間連接部是具有實心結構的通孔,透過鍍層保護所述層間連接部的端部,所述訊號引腳抵接在所述鍍層。 The inspection jig as described in claim 7 is characterized in that the interlayer connection portion is a through hole with a solid structure, the end of the interlayer connection portion is protected by a plating layer, and the signal pin abuts against the plating layer. 一種檢查治具的特性阻抗的調整方法,用於使檢查印刷電路板的檢查治具的特性阻抗收束在規定的範圍內,所述檢查治具的特性阻抗的調整方法的特徵在於,所述檢查治具包括:檢查基板,具有用於傳遞從測量器輸出的檢查訊號的訊號線和與所述訊號線絕緣的接地層;與所述訊號線電連接的訊號引腳;與所述接地層電連接的接地引腳;設有供所述訊號引腳和所述接地引腳插通的通孔,並保持所述訊號引腳和所述接地引腳的作為絕緣體的保持部;以及連接器部,安裝在所述檢查基板上,用於連接所述檢查基板和所述測量器,將所述規定的範圍設定為比所述印刷電路板的特性阻抗的容許範圍更窄,將基準阻抗設定在所述規定的範圍的中心,並至少包括下述之一:在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,加粗所述訊號引腳與所述接地引腳的引腳直徑;在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,減小所述訊號引腳與所述接地引腳的引腳直徑; 在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,減小所述保持部的所述通孔的直徑;在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,加大所述通孔的直徑;在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,增大所述絕緣體的電容率;以及在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,降低所述電容率。 A method for adjusting the characteristic impedance of an inspection jig is used to make the characteristic impedance of the inspection jig for inspecting a printed circuit board converge within a specified range. The characteristic impedance adjustment method of the inspection jig is characterized in that the inspection jig includes: an inspection substrate having a signal line for transmitting an inspection signal output from a measuring instrument and a ground layer insulated from the signal line; a signal pin electrically connected to the signal line; and a ground layer insulated from the ground layer. A ground pin electrically connected to the printed circuit board; a holding portion as an insulator having a through hole for inserting the signal pin and the ground pin and holding the signal pin and the ground pin; and a connector portion mounted on the inspection substrate and used to connect the inspection substrate and the measuring instrument, setting the specified range to be narrower than the allowable range of the characteristic impedance of the printed circuit board, and setting the reference impedance within the specified range. , and at least one of the following is included: when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the pin diameters of the signal pin and the ground pin are thickened; when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the pin diameters of the signal pin and the ground pin are reduced; when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the pin diameters of the signal pin and the ground pin are reduced. In the case of a lower limit of the specified range, the diameter of the through hole of the holding portion is reduced; in the case of a lower limit of the specified range of the characteristic impedance of the inspection jig, the diameter of the through hole is increased; in the case of a higher limit of the specified range of the characteristic impedance of the inspection jig, the capacitance of the insulator is increased; and in the case of a lower limit of the specified range of the characteristic impedance of the inspection jig, the capacitance is reduced. 如請求項9所述的檢查治具的特性阻抗的調整方法,其特徵在於,至少包括下述之一:在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,減小所述訊號引腳與所述接地引腳之間的間隔;在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,加大所述訊號引腳與所述接地引腳之間的間隔;在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,增加所述接地引腳的根數;以及在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,減少所述接地引腳的根數。 The method for adjusting the characteristic impedance of the inspection jig as described in claim 9 is characterized in that it includes at least one of the following: when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the interval between the signal pin and the ground pin is reduced; when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the interval between the signal pin and the ground pin is increased; when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the number of the ground pins is increased; and when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the number of the ground pins is reduced. 如請求項9或10所述的檢查治具的特性阻抗的調整方法,其特徵在於,所述訊號線設置在所述檢查基板的第一主面上, 所述接地層設置在所述第一主面的相反側的第二主面上,所述訊號引腳配置在所述第二主面側,所述檢查基板還具備將所述訊號線和所述訊號引腳電連接的層間連接部,並至少包括下述之一:在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,減小所述層間連接部的外部連接盤與所述接地層之間的間隙,以及在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,加大所述層間連接部的外部連接盤與所述接地層之間的間隙。 The method for adjusting the characteristic impedance of the inspection jig as described in claim 9 or 10 is characterized in that the signal line is arranged on the first main surface of the inspection substrate, the ground layer is arranged on the second main surface on the opposite side of the first main surface, the signal pin is arranged on the second main surface side, and the inspection substrate also has an interlayer connection portion for electrically connecting the signal line and the signal pin, and includes at least one of the following: when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, the gap between the external connection pad of the interlayer connection portion and the ground layer is reduced, and when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, the gap between the external connection pad of the interlayer connection portion and the ground layer is increased. 如請求項11所述的檢查治具的特性阻抗的調整方法,其特徵在於,所述層間連接部具有設置在所述檢查基板的內部的內部連接盤,並至少包括下述之一:在所述檢查治具的特性阻抗高於所述規定的範圍的上限的情況下,減小所述內部連接盤與設置在和所述內部連接盤相同的面上的接地層之間的間隙,以及 在所述檢查治具的特性阻抗低於所述規定的範圍的下限的情況下,加大所述內部連接盤與設置在和所述內部連接盤相同的面上的接地層之間的間隙。 The method for adjusting the characteristic impedance of the inspection jig as described in claim 11 is characterized in that the interlayer connection portion has an internal connection pad arranged inside the inspection substrate, and includes at least one of the following: when the characteristic impedance of the inspection jig is higher than the upper limit of the specified range, reducing the gap between the internal connection pad and the ground layer arranged on the same surface as the internal connection pad, and when the characteristic impedance of the inspection jig is lower than the lower limit of the specified range, increasing the gap between the internal connection pad and the ground layer arranged on the same surface as the internal connection pad.
TW112110633A 2022-04-11 2023-03-22 Inspection jig and method for adjusting characteristic impedance of inspection jig TWI858621B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2022065319 2022-04-11
JP2022-065319 2022-04-11
JP2023-005479 2023-01-17
JP2023005479A JP2023155883A (en) 2022-04-11 2023-01-17 Inspection jig

Publications (2)

Publication Number Publication Date
TW202407348A TW202407348A (en) 2024-02-16
TWI858621B true TWI858621B (en) 2024-10-11

Family

ID=88329411

Family Applications (1)

Application Number Title Priority Date Filing Date
TW112110633A TWI858621B (en) 2022-04-11 2023-03-22 Inspection jig and method for adjusting characteristic impedance of inspection jig

Country Status (3)

Country Link
JP (1) JP7443598B2 (en)
TW (1) TWI858621B (en)
WO (1) WO2023199706A1 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012103028A (en) * 2010-11-08 2012-05-31 Renesas Electronics Corp Testing board
JP2015118045A (en) * 2013-12-19 2015-06-25 三菱電機株式会社 Printed substrate inspection device
WO2019013289A1 (en) * 2017-07-13 2019-01-17 日本発條株式会社 Probe unit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5373869U (en) * 1976-11-22 1978-06-20
JPH06308163A (en) * 1993-04-20 1994-11-04 Tokyo Electron Ltd Probe device
JP2010197402A (en) * 2003-11-05 2010-09-09 Nhk Spring Co Ltd Conductive-contact holder and conductive-contact unit
JP2010002257A (en) * 2008-06-19 2010-01-07 Toshiba Corp Probe card
JP2020041963A (en) * 2018-09-13 2020-03-19 東京特殊電線株式会社 Multi-core probe unit for semiconductor device inspection and method of manufacturing the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012103028A (en) * 2010-11-08 2012-05-31 Renesas Electronics Corp Testing board
JP2015118045A (en) * 2013-12-19 2015-06-25 三菱電機株式会社 Printed substrate inspection device
WO2019013289A1 (en) * 2017-07-13 2019-01-17 日本発條株式会社 Probe unit

Also Published As

Publication number Publication date
TW202407348A (en) 2024-02-16
WO2023199706A1 (en) 2023-10-19
JP2023155915A (en) 2023-10-23
JP7443598B2 (en) 2024-03-05

Similar Documents

Publication Publication Date Title
JP4242199B2 (en) IC socket
US7492146B2 (en) Impedance controlled via structure
KR100769537B1 (en) Apparatus and method for testing component built in circuit board
US7034544B2 (en) Methods for minimizing the impedance discontinuity between a conductive trace and a component and structures formed thereby
CN108226656A (en) The compound passive probe of electromagnetic field
US11791527B2 (en) Printed circuit boards and methods for manufacturing thereof for RF connectivity between electro-optic phase modulator and digital signal processor
CN105527559B (en) Test circuit board, its production method, test method and test system
TWI858621B (en) Inspection jig and method for adjusting characteristic impedance of inspection jig
TWI779747B (en) Inspection method and inspection device
Song et al. Impact of the ball grid array connection failures on signal integrity
Ye et al. Package technology enabling for 224 Gbps electrical signaling
TW201838274A (en) Multi-layer integrated circuit socket with integrated impedance matching network
US7196906B1 (en) Circuit board having segments with different signal speed characteristics
CN117597588A (en) Inspection fixtures and methods for adjusting characteristic impedance of inspection fixtures
JP2023155883A (en) Inspection jig
US12369251B2 (en) Optical communication module substrate
US10952313B1 (en) Via impedance matching
JP2004319928A (en) Circuit board for high-speed signal transmission
TWI665455B (en) Circuit board for transmitting high speed signal and for said signal to be detected
CN223681274U (en) PCB boards and high-speed chips that can assist in controlling back drilling depth
CN115046462B (en) Coaxial hole alignment test plate and test method
TWI889906B (en) Inspection methods and inspection systems
TWI867823B (en) Carrier board structure for electrical test and testing system of the same
JP2002286786A (en) Impedance measuring circuit pattern and impedance measuring circuit board
Kikuchi et al. Printed wiring board with coaxial wirings for high speed signal transmission