[go: up one dir, main page]

TWI722560B - Packaging structure for directly deriving thermal energy of electronic components - Google Patents

Packaging structure for directly deriving thermal energy of electronic components Download PDF

Info

Publication number
TWI722560B
TWI722560B TW108132267A TW108132267A TWI722560B TW I722560 B TWI722560 B TW I722560B TW 108132267 A TW108132267 A TW 108132267A TW 108132267 A TW108132267 A TW 108132267A TW I722560 B TWI722560 B TW I722560B
Authority
TW
Taiwan
Prior art keywords
insulating layer
electronic component
electrode
lead
heat
Prior art date
Application number
TW108132267A
Other languages
Chinese (zh)
Other versions
TW202111964A (en
Inventor
黃峰潭
Original Assignee
晶泰國際科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 晶泰國際科技股份有限公司 filed Critical 晶泰國際科技股份有限公司
Priority to TW108132267A priority Critical patent/TWI722560B/en
Publication of TW202111964A publication Critical patent/TW202111964A/en
Application granted granted Critical
Publication of TWI722560B publication Critical patent/TWI722560B/en

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

提供一種直接導出電子元件熱能的封裝結構,主要包含絕緣層、電子元件與兩引出電極;電子元件是發熱元件或熱電分離元件,其中一引出電極與電子元件是以疊置方式組成一體且彼此構成電性連接,另一引出電極與疊接的引出電極及電子元件是相隔一適當間距,另一引出電極並透過電性連接方式與電子元件構成電性連接,絕緣層同時封裝固定電子元件及兩引出電極,該間距更可被絕緣層的填滿,兩引出電極的朝外的一面是外露於絕緣層,藉以構成使引接電極得以直接固定於外部散熱裝置上,而能實現以直接傳導方式散熱,而能有效提升散熱效率。Provides a packaging structure that directly derives the thermal energy of electronic components, which mainly includes an insulating layer, an electronic component and two extraction electrodes; the electronic component is a heating element or a thermoelectric separation element, and one of the extraction electrodes and the electronic component are integrated in a stacked manner and constitute each other Electrically connected, the other lead electrode is separated from the overlapped lead electrode and electronic component at an appropriate distance, and the other lead electrode is electrically connected to the electronic component through an electrical connection. The insulating layer simultaneously encapsulates and fixes the electronic component and the two electronic components. Leading electrode, the gap can be filled by the insulating layer. The outer side of the two leading electrodes is exposed to the insulating layer, so that the leading electrode can be directly fixed on the external heat sink, and the heat can be dissipated by direct conduction. , And can effectively improve the heat dissipation efficiency.

Description

直接導出電子元件熱能的封裝結構Packaging structure for directly deriving thermal energy of electronic components

一種元件封裝結構,尤其是一種直接導出電子元件熱能的封裝結構,更具體而言,元件的熱能與電能藉由特殊製程與結構設計將其分流,而達到直接散熱與導電的封裝結構。並藉由絕緣材料將晶片與引接電極隔絕達到固定於絕緣效果。此封裝結構元件能實現以直接傳導方式散熱,而能有效提升散熱效率。 A device packaging structure, especially a packaging structure that directly derives the thermal energy of an electronic element. More specifically, the thermal energy and electric energy of the element are shunted by a special process and structural design to achieve a direct heat dissipation and conductive packaging structure. In addition, the chip is isolated from the lead electrode by an insulating material to achieve an insulating effect. The package structure element can realize heat dissipation by direct conduction, and can effectively improve the heat dissipation efficiency.

現有發熱及熱電分離元件封裝結構大部分使用金屬基板或是陶瓷基板進行晶片或元件封裝,金屬基板需要加上一絕緣層隔絕電路與散熱基板,會造成熱阻變大。 Most of the existing heat generating and thermoelectric separation component packaging structures use metal substrates or ceramic substrates for chip or component packaging. The metal substrate needs to be added with an insulating layer to isolate the circuit and the heat dissipation substrate, which will increase the thermal resistance.

參閱圖1,圖1為習知技術的熱電分離元件封裝結構的示意圖。如圖1所示,習知技術的熱電分離元件封裝結構由下而上依序包含金屬層1a、絕緣層2a與發熱及熱電分離元件如晶片3a,晶片3a頂面與底面的正負極並被引接至兩外部電極5a、5b,兩外部電極5a、5b是設置於絕緣層2a之上並相隔一距離,透過絕緣層2a的設置,以使兩外部電極5a、5b不會短路。 Please refer to FIG. 1, which is a schematic diagram of a conventional thermoelectric separation device packaging structure. As shown in Figure 1, the conventional thermoelectric separation element packaging structure includes a metal layer 1a, an insulating layer 2a, and heat generating and thermoelectric separation elements such as a chip 3a from bottom to top. The positive and negative electrodes on the top and bottom surfaces of the chip 3a are combined with each other. The two external electrodes 5a, 5b are connected to the two external electrodes 5a, 5b. The two external electrodes 5a, 5b are arranged on the insulating layer 2a and separated by a distance. Through the arrangement of the insulating layer 2a, the two external electrodes 5a, 5b are not short-circuited.

然而,因絕緣層2a是設置於金屬層1a與晶片3a之間,當晶片3a工作時,晶片3a所產生的熱能必須經過絕緣2a而傳導至金屬層1a,然而,絕緣層2a的導熱效果不比於金屬材質,而為了提高絕緣層的導熱效果,雖然可以使用氧化鋁、氮化鋁及類鑽膜(DLC)等導熱效果佳的材料作為絕緣層,但此類材料的成 本也相當高;此外,此類材料雖然導熱性較佳但仍屬於絕緣材料,與使用金屬材質的外部電極在材料特性仍有不同,因此以兩種異質材料結合成的結構與材料特性,其可靠性仍嫌不足,因此需要一種能降低材料成本且透過排除元件熱阻提散熱能力的熱電分離元件封裝結構。 However, since the insulating layer 2a is arranged between the metal layer 1a and the wafer 3a, when the wafer 3a is working, the heat generated by the wafer 3a must be conducted to the metal layer 1a through the insulating layer 2a. However, the insulating layer 2a has no better thermal conductivity effect than In order to improve the thermal conductivity of the insulating layer, although aluminum oxide, aluminum nitride and diamond-like film (DLC) and other materials with good thermal conductivity can be used as the insulating layer, the composition of such materials This is also quite high; in addition, although this kind of material has better thermal conductivity, it is still an insulating material, and the material properties of the external electrode using metal materials are still different. Therefore, the structure and material properties of the combination of two different materials are The reliability is still insufficient. Therefore, there is a need for a thermoelectric separation device package structure that can reduce the material cost and improve the heat dissipation capability by eliminating the thermal resistance of the device.

此外,現有技術中也會把多個發熱元件(如積體電路)與熱電分離元件等多個電子元件同時電性連接於電路板上,電路板的表面也會上絕緣層如防焊綠漆,如此會造成的問題就正如同前段所述,也就是熱能累積於電路板,蓄積於電路板的熱能又影響電子元件,最後造成電子元件過熱而影響其工作性能。 In addition, in the prior art, multiple heating elements (such as integrated circuits) and multiple electronic components such as thermoelectric separation elements are also electrically connected to the circuit board at the same time, and the surface of the circuit board will also be covered with an insulating layer such as solder resist green paint. The problem that this will cause is just as described in the previous paragraph, that is, heat energy is accumulated on the circuit board, and the heat energy accumulated on the circuit board affects the electronic components, and finally causes the electronic components to overheat and affect their working performance.

提供一種直接導出電子元件熱能的封裝結構,利用特殊製程與結構設計將其熱能與電能分流,而達到直接導熱的封裝結構。 A packaging structure that directly derives the thermal energy of electronic components is provided, and a special manufacturing process and structural design are used to split the thermal energy and electrical energy to achieve a package structure that directly conducts heat.

藉由絕緣材料將電子元件與引接電極分開隔絕並且固定;絕緣層中的其中一部分作為能阻隔第一電極層與第二電極層的障壁,藉此熱電分離的元件封裝結構能不透過絕緣層而直接或間接固定於散熱裝置上,以使電子元件的熱能能能直接傳導或即時傳導於散熱裝置上,因此減去電子元件與散熱裝置之間額外的熱阻,藉以達成能降低材料成本及提升封裝元件可靠度之發熱及熱電分離元件封裝結構。 The electronic components and the lead electrodes are separated and fixed by insulating materials; part of the insulating layer serves as a barrier that can block the first electrode layer and the second electrode layer, so that the thermoelectrically separated component packaging structure can not penetrate the insulating layer. Directly or indirectly fixed on the heat sink, so that the thermal energy of the electronic component can be directly or instantly conducted to the heat sink, so the additional thermal resistance between the electronic component and the heat sink is subtracted, so as to reduce the material cost and increase The package structure of heat generation and thermoelectric separation component reliability of package components.

為達上述目的,提出的示範性的技術手段包含:一絕緣層、一電子元件與兩引出電極(P極及N極),該電子元件可以是發熱元件或熱電分離元件;該電子元件疊接於一引出電極之上並構成電性連接,該電子元件所產生的熱能直接傳導於該引出電極,另一引出電極與該引出電極與該電子元件是相隔一間距並 透過一電性連接方式與該晶片構成電性連接,該絕緣層同時固定該電子元件及該兩引出電極,且該兩引出電極的朝外的一面及該熱電分離元件之產生的熱能的一側是不受到該絕緣層的覆蓋。 To achieve the above objective, the proposed exemplary technical means include: an insulating layer, an electronic component, and two lead electrodes (P pole and N pole). The electronic component can be a heating element or a thermoelectric separation element; the electronic component is stacked. An electrical connection is formed on a lead electrode, the heat generated by the electronic component is directly conducted to the lead electrode, and the other lead electrode is spaced apart from the lead electrode and the electronic component. An electrical connection is formed with the chip through an electrical connection. The insulating layer fixes the electronic component and the two lead electrodes at the same time, and the outer side of the two lead electrodes and the side of the thermoelectric separation element that generate heat It is not covered by the insulating layer.

一實施例中,該間距更可被絕緣層的一部份佔滿,而作為阻隔第一電極層與第二電極層的障壁。 In one embodiment, the gap can be filled by a part of the insulating layer, which acts as a barrier for blocking the first electrode layer and the second electrode layer.

在一實施例中,該引出電極為至少單層結構,該引出電極與該發熱或熱電分離元件藉由焊接或其他黏著方式固定於引出電極線路上。 In one embodiment, the extraction electrode has at least a single-layer structure, and the extraction electrode and the heating or thermoelectric separation element are fixed on the extraction electrode circuit by welding or other adhesion methods.

在一實施例中,該兩引出電極之未受到該絕緣層覆蓋的一面是共平面,如此方便與外部的散熱裝置黏著貼合。 In one embodiment, the sides of the two lead electrodes that are not covered by the insulating layer are coplanar, which facilitates adhesion to the external heat sink.

在一實施例中,該電性連接方式是打線接合,或者,藉導電金屬(塊)的堆疊方式而使晶片與引接電極構成電性連接,該等導電件藉由焊接或黏著方式而連接固定。 In one embodiment, the electrical connection method is wire bonding, or the chip and the lead electrode are electrically connected by stacking conductive metals (blocks), and the conductive parts are connected and fixed by welding or adhesion. .

在一較佳實施例中,更包含相對於該另一引出電極的一導電墊,該導電墊是設置於該等導電件之上,且該導電墊之朝外的一側不受到絕緣層的覆蓋,該引出電極之上更設置一導電柱,該導電柱與該熱電分離元件相隔一距離,該導電柱的底端固定及電性連接於該引出電極,該導電柱的頂端則至少不受該絕緣層的覆蓋,藉此,在絕緣層的兩面上都能外露出引出電極的一部分,而方便與外部電路或元件連接。 In a preferred embodiment, it further includes a conductive pad opposite to the other lead electrode, the conductive pad is disposed on the conductive elements, and the outer side of the conductive pad is not exposed to the insulating layer Cover, a conductive column is further arranged on the lead electrode, the conductive column is separated from the thermoelectric separation element, the bottom end of the conductive column is fixed and electrically connected to the lead electrode, and the top end of the conductive column is at least protected from The insulating layer is covered by this, so that a part of the lead electrode can be exposed on both sides of the insulating layer to facilitate connection with external circuits or components.

1:太陽能晶片 1: solar wafer

2:絕緣導熱板 2: Insulating thermal board

11:N型電極 11: N-type electrode

13:P型電極 13: P-type electrode

31:第一電極層 31: The first electrode layer

33:焊接黏著層 33: Welding adhesive layer

41:第二電極層 41: second electrode layer

5:絕緣層 5: Insulation layer

61、63、65:導電件 61, 63, 65: conductive parts

67:導電柱 67: Conductive column

7:線路板 7: circuit board

71、73:外接電極 71, 73: External electrodes

75:電子元件 75: electronic components

8:散熱裝置 8: heat sink

1a:金屬層 1a: Metal layer

2a:絕緣層 2a: Insulation layer

3a:晶片 3a: chip

5a、5b:外部電極 5a, 5b: external electrodes

圖1為習知技術的熱電分離元件封裝結構的示意圖。 FIG. 1 is a schematic diagram of a package structure of a thermoelectric separation element in the prior art.

圖2為顯示依據被描述的實施例的封裝太陽能晶片的示意圖。 Fig. 2 is a schematic diagram showing a packaged solar wafer according to the described embodiment.

圖3為顯示依據被描述的實施例之導電件的示意圖。 Fig. 3 is a schematic diagram showing a conductive member according to the described embodiment.

圖4為顯示依據被描述的實施例之兩電極分別位於絕緣層的兩側的示意圖。 4 is a schematic diagram showing two electrodes respectively located on both sides of the insulating layer according to the described embodiment.

圖5為顯示依據被描述的實施例的整合式封裝的示意圖。 FIG. 5 is a schematic diagram showing an integrated package according to the described embodiment.

圖6為顯示依據圖5結構而更設置散熱裝置的示意圖。 FIG. 6 is a schematic diagram showing that a heat dissipation device is further provided according to the structure of FIG. 5.

圖7為顯示依據被描述的實施例,第一電極層是直接貼設於散熱裝置且沒有設置絕緣導熱板的整合式封裝的示意圖。 FIG. 7 is a schematic diagram showing an integrated package in which the first electrode layer is directly attached to the heat dissipating device and is not provided with an insulating and thermally conductive plate according to the described embodiment.

圖8為顯示依據圖7結構而更設置散熱裝置的示意圖。 FIG. 8 is a schematic diagram showing that a heat dissipation device is further provided according to the structure of FIG. 7.

以下配合圖示及元件符號對本發明之實施方式做更詳細的說明,俾使熟習該項技藝者在研讀本說明書後能據以實施。 The following is a more detailed description of the implementation of the present invention in conjunction with the diagrams and component symbols, so that those who are familiar with the art can implement it after studying this specification.

提供的熱電分離的元件封裝結構包含絕緣層、電子元件與兩引出電極,其中電子元件是發熱元件或熱電分離元件。 The provided thermoelectric separation element packaging structure includes an insulating layer, an electronic element and two lead electrodes, wherein the electronic element is a heating element or a thermoelectric separation element.

其中一引出電極與電子元件是以疊置方式組成一體且彼此構成電性連接,另一引出電極與為疊接的引出電極及電子元件是相隔一適當間距,另一引出電極並透過電性連接方式與電子元件構成電性連接,絕緣層同時封裝固定晶片及兩引出電極,該間距更可被絕緣層的材料佔滿,兩引出電極的朝外的一面是外露於絕緣層。 One of the lead-out electrodes and the electronic components are stacked together and form an electrical connection with each other, the other lead-out electrode and the stacked lead-out electrodes and electronic components are separated by an appropriate distance, and the other lead-out electrode is electrically connected through The method forms an electrical connection with the electronic components. The insulating layer encapsulates and fixes the chip and the two lead electrodes at the same time. The gap can be filled by the material of the insulating layer. The outer side of the two lead electrodes is exposed on the insulating layer.

發熱元件是處理器、記憶體、控制元件或其他發熱元件;熱電分離元件是太陽能晶片(Solar cell)、二極體(Diode)、金屬氧化物半導體場效 (MOSFET)絕緣柵雙極電晶體(IGBT)、發光二極體(LED)或其他熱電分離元件。 Heating elements are processors, memory, control elements or other heating elements; thermoelectric separation elements are solar cells, diodes, metal oxide semiconductor field effects (MOSFET) Insulated gate bipolar transistor (IGBT), light emitting diode (LED) or other thermoelectric separation components.

參閱圖2,圖2為顯示依據被描述的實施例的封裝太陽能晶片的示意圖。如圖2的實施例所示,電子元件是以太陽能晶片1作為說明用的示例,太陽能晶片1的頂面與底面分別具有N型電極11與P型電極13;若太陽能晶片1的底面是太陽能晶片1工作時的主要發熱面,第一電極層31(引出電極)可以透過焊接黏著層33而與太陽能晶片1的P型電極13構成電性連接;引出電極可以是如圖2所示的單層結構的第一電極層31;換言之,第一電極層31是片狀體、板狀體或塊狀體的形式的單層結構。 Refer to FIG. 2, which is a schematic diagram showing a packaged solar chip according to the described embodiment. As shown in the embodiment of FIG. 2, the electronic component uses the solar wafer 1 as an illustrative example. The top and bottom surfaces of the solar wafer 1 have N-type electrodes 11 and P-type electrodes 13 respectively; if the bottom surface of the solar wafer 1 is solar The main heating surface of the chip 1 during operation, the first electrode layer 31 (lead electrode) can be electrically connected to the P-type electrode 13 of the solar chip 1 through the welding adhesive layer 33; the lead electrode can be a single electrode as shown in FIG. The first electrode layer 31 of a layer structure; in other words, the first electrode layer 31 is a single-layer structure in the form of a sheet-like body, a plate-like body, or a block-like body.

較佳的,第一電極層31與太陽能晶片1是面對面接觸,以透過足夠散熱面積來散熱;要特別注意的是,在太陽能晶片1的主要發熱面的P型電極13與第一電極層31之間不具有介電層,而是彼此之間能透過整面焊接構成電性連接或透過整面黏著而構成電性連接,也就是第一電極層31與太陽能晶片1之間能直接或間接方式而連接固定,藉此使太陽能晶片所產生的熱能就直接傳導至第一電極層。 Preferably, the first electrode layer 31 and the solar chip 1 are in face-to-face contact to dissipate heat through a sufficient heat dissipation area. Special attention should be paid to the P-type electrode 13 and the first electrode layer 31 on the main heating surface of the solar chip 1. There is no dielectric layer between them, but they can be electrically connected through the entire surface welding or through the entire surface adhesion to form an electrical connection, that is, the first electrode layer 31 and the solar chip 1 can be directly or indirectly connected In this way, the heat generated by the solar chip is directly transferred to the first electrode layer.

接合而成的太陽能晶片1與第一電極層31需和第二電極層41之間需相距有一間隔,而第二電極層41與太陽能晶片1頂面的N型電極11是透過打線接合的電性連接方式而構成電性連接。 The solar chip 1 and the first electrode layer 31 formed by the bonding need to be separated from the second electrode layer 41 by a distance, and the second electrode layer 41 and the N-type electrode 11 on the top surface of the solar chip 1 are connected by wire bonding. The electrical connection is formed by the sexual connection.

上述的太陽能晶片1與第一電極層31與第二電極層41皆被絕緣層5封裝成一體,第一電極層31與第二電極層41之間的間隔也被絕緣層5佔滿,而使第一電極層31與第二電極層41之間具有絕緣層障壁而避免短路,且第一電極層31 與第二電極層41的相同側的一面都不會被絕緣層5覆蓋而得以外露於絕緣層5之外;較佳的,第一電極層31與第二電極層41的相同側的一面是共平面,且更與絕緣層同一平面,以利後續與散熱裝置穩定接合。 The above-mentioned solar wafer 1 and the first electrode layer 31 and the second electrode layer 41 are all encapsulated into one body by the insulating layer 5, and the space between the first electrode layer 31 and the second electrode layer 41 is also occupied by the insulating layer 5, and An insulating layer barrier is provided between the first electrode layer 31 and the second electrode layer 41 to avoid short circuits, and the first electrode layer 31 The side on the same side as the second electrode layer 41 is not covered by the insulating layer 5 and is exposed to the outside of the insulating layer 5; preferably, the side on the same side of the first electrode layer 31 and the second electrode layer 41 is It is coplanar, and is more on the same plane as the insulating layer, so as to facilitate subsequent stable bonding with the heat dissipation device.

上述實施例所顯示封裝結構的特點之一在於是以絕緣層5作為同時固定太陽能晶片1、第一電極層31與第二電極層41的結構層,在第一實施例中,太陽能晶片中除了太陽能晶片的主要散熱側,太陽能晶片的其他部分皆被絕緣層包覆,但不限於此,若絕緣層未覆蓋到太陽能晶片的頂面但還是能把熱電分離元件予以固定,也是本發明所欲保護的做法之一。 One of the features of the package structure shown in the above embodiment is that the insulating layer 5 is used as the structural layer for fixing the solar wafer 1, the first electrode layer 31 and the second electrode layer 41 at the same time. In the first embodiment, except for the solar wafer The main heat dissipation side of the solar wafer and other parts of the solar wafer are covered by an insulating layer, but it is not limited to this. If the insulating layer does not cover the top surface of the solar wafer but it can still fix the thermoelectric separation element, it is also the object of the present invention. One of the methods of protection.

絕緣層除了封裝效果,還以絕緣層的一部分作為阻隔第一電極層與第二電極層的障壁,也就是第一電極層與第二電極層之除了第一電極層與第二電極層的露出面以外,第一電極層與第二電極層的其他部分皆被絕緣層包覆固定。 In addition to the encapsulation effect, the insulating layer also uses a part of the insulating layer as a barrier to block the first electrode layer and the second electrode layer, that is, the first electrode layer and the second electrode layer except for the exposure of the first electrode layer and the second electrode layer Except for the surface, other parts of the first electrode layer and the second electrode layer are covered and fixed by the insulating layer.

本發明直接將太陽能晶片透過焊接黏著層固定於金屬電極層上,顯然的以相同系列材質的結合性通常會優於異質材料的結合性,因此本發明以第一(二)電極層結合於金屬散熱基座,就能有效排除電子元件的熱能並提高封裝結構的可靠性。 The present invention directly fixes the solar wafer on the metal electrode layer through the welding adhesive layer. Obviously, the bondability of the same series of materials is usually better than that of heterogeneous materials. Therefore, the present invention uses the first (second) electrode layer to bond to the metal. The heat dissipation base can effectively remove the thermal energy of the electronic components and improve the reliability of the package structure.

參閱圖3,圖3為顯示依據被描述的實施例之導電件的示意圖。第二實施例與第一實施例的設置原理基本上是相同,只是第二實施例提供不同於的第一實施例的電性連接方式,第一實施例是利用導線做打線接合,第二實施例則是透過一個或多個導電件使第二電極層41與太陽能晶片1的N型電極11構成電性連接。 Refer to FIG. 3, which is a schematic diagram showing a conductive member according to the described embodiment. The arrangement principle of the second embodiment is basically the same as that of the first embodiment, except that the second embodiment provides an electrical connection method different from that of the first embodiment. The first embodiment uses wires for wire bonding, and the second embodiment For example, the second electrode layer 41 is electrically connected to the N-type electrode 11 of the solar wafer 1 through one or more conductive members.

如果是使用多個導電件61、63,可以透過將多個導電件61、63堆疊於第二電極層41的方式而與太陽能晶片1的N型電極11構成電性連接,因此會有其中一個導電件61要與太陽能晶片1的N型電極11構成電性連接,另一導電件63則搭接於導電件61與N型電極11之間,但除了導電件61、63與晶片電極的連接處之外,多個導電件61、63要與太陽能晶片1(連同第一電極層)相隔一適當距離。 If multiple conductive members 61, 63 are used, they can be electrically connected to the N-type electrode 11 of the solar wafer 1 by stacking the multiple conductive members 61, 63 on the second electrode layer 41, so there will be one of them The conductive member 61 is to be electrically connected to the N-type electrode 11 of the solar wafer 1, and the other conductive member 63 is overlapped between the conductive member 61 and the N-type electrode 11, except for the connection between the conductive members 61 and 63 and the wafer electrode. In addition, the plurality of conductive members 61, 63 should be separated from the solar wafer 1 (together with the first electrode layer) by an appropriate distance.

具體而言,若使用如圖3所示之數量為二的導電件61、63,直接配置於第二電極層41上的導電件61需具有適當高度,藉此使導電件61與第二電極層41的總高度能與太陽能晶片等高,與太陽能晶片等高是較好的做法但不以此為限,也就是可以盡量接近等高,即使非等高,也能透過提供適合形狀的導電件61來完成搭接;而配置在導電件61上的導電件63則具有適當水平長度,以使導電件63的兩端能分別固定於太陽能晶片1與導電件61,導電件61、63之間透過焊接黏著層33而相互連接固定。 Specifically, if two conductive members 61, 63 as shown in FIG. 3 are used, the conductive member 61 directly disposed on the second electrode layer 41 needs to have an appropriate height, so that the conductive member 61 and the second electrode The total height of the layer 41 can be the same height as the solar wafer. It is better to have the same height as the solar wafer, but it is not limited to this, that is, it can be as close as possible to the same height. Even if the height is not equal, it can be provided with a suitable shape of conduction. The conductive member 61 is arranged on the conductive member 61 to complete the overlap; and the conductive member 63 arranged on the conductive member 61 has an appropriate horizontal length, so that the two ends of the conductive member 63 can be fixed to the solar wafer 1 and the conductive member 61, respectively. They are connected and fixed to each other by welding the adhesive layer 33.

參閱圖4,圖4為顯示依據被描述的實施例之兩電極分別位於絕緣層的兩側的示意圖,在前述兩實施例中,太陽能晶片的兩電極都是同時引接到絕緣層的其中一面(在圖式中為底側),在第三實施例中,則更提供將太陽能晶片的兩電極引接於絕緣層之的兩面上。 Referring to Figure 4, Figure 4 is a schematic diagram showing two electrodes respectively located on both sides of the insulating layer according to the described embodiment. In the foregoing two embodiments, the two electrodes of the solar wafer are both connected to one side of the insulating layer at the same time ( In the figure, it is the bottom side). In the third embodiment, it is further provided that the two electrodes of the solar wafer are connected to the two sides of the insulating layer.

在第三實施例中,第二電極層41上除了堆疊導電件61、63之外,更設置有一導電件65,導電件65是設置於導電件63之上,導電件63、65的一部份是超出於絕緣層5的頂面,導電件63、65之間也藉由焊接黏著層而連接固定。 In the third embodiment, in addition to the stacked conductive members 61 and 63 on the second electrode layer 41, a conductive member 65 is further provided. The conductive member 65 is disposed on the conductive member 63, and a part of the conductive members 63, 65 The part is beyond the top surface of the insulating layer 5, and the conductive members 63 and 65 are also connected and fixed by welding the adhesive layer.

而第一電極層31之上更設置導電柱67,導電柱67與太陽能晶片1需相隔一距離,該距離可以由絕緣層的一部份佔滿,導電柱67的一端固定於第一 電極層上,導電件67的另一端則至少不受該絕緣層的覆蓋,較佳的,導電件的頂側可以齊平,或超出於絕緣層的頂面;在第三實施例中,第一電極層31的面積會大於太陽能晶片,因此第一電極層31之超出於太陽能晶片1的部分能供導電柱67設置。 A conductive pillar 67 is further provided on the first electrode layer 31. The conductive pillar 67 needs to be separated from the solar chip 1 by a distance. This distance can be filled by a part of the insulating layer. One end of the conductive pillar 67 is fixed to the first electrode layer. On the electrode layer, the other end of the conductive member 67 is at least not covered by the insulating layer. Preferably, the top side of the conductive member may be flush or exceed the top surface of the insulating layer; in the third embodiment, the first The area of an electrode layer 31 is larger than that of the solar chip, so the portion of the first electrode layer 31 that exceeds the solar chip 1 can be used for the conductive pillar 67 to be arranged.

上述的實施例雖然都是關於單一電子元件的封裝,但並不限於單一電子元件的封裝,並可利用電路板達成多顆電子元件的串並聯的電路佈局應用。 Although the foregoing embodiments are all about the packaging of a single electronic component, they are not limited to the packaging of a single electronic component, and a circuit board can be used to achieve a series-parallel circuit layout application of multiple electronic components.

參閱圖5,圖5為顯示依據被描述的實施例的絕緣層封裝線路板的部分與元件直接導熱結構的示意圖。如圖5所示,直接導出電子元件熱能的封裝結構包含絕緣層5、元件直接導熱結構與線路板7,線路板7是鄰設於元件直接導熱結構;元件直接導熱結構的元件在本實施例中為熱電分離晶片。 Referring to FIG. 5, FIG. 5 is a schematic diagram showing a direct heat conduction structure of parts and components of an insulating layer package circuit board according to the described embodiment. As shown in Figure 5, the packaging structure that directly derives the thermal energy of the electronic component includes an insulating layer 5, a direct thermal conduction structure for the component, and a circuit board 7. The circuit board 7 is adjacent to the direct thermal conduction structure for the component; The middle is the thermoelectric separation wafer.

元件直接導熱結構如前述實施例中,也包含熱電分離晶片如太陽能晶片1與第一電極層、第二電極層31、41(兩引出電極),太陽能晶片1與第一電極層、第二電極層31、41之間的配置方式與前述實施例大致相同在此不予贅述;只是第二電極層41(另一引出電極)是設置於線路板7上,比如第二電極層41可以是線路板7上的導電墊、導電凸塊或接點等。 The direct heat conduction structure of the element is as in the previous embodiment, and also includes thermoelectric separation wafers such as the solar wafer 1 and the first electrode layer, the second electrode layers 31, 41 (two lead electrodes), the solar wafer 1 and the first electrode layer, the second electrode The arrangement between the layers 31 and 41 is substantially the same as the previous embodiment, so I will not repeat it here; but the second electrode layer 41 (another lead electrode) is arranged on the circuit board 7, for example, the second electrode layer 41 may be a circuit. Conductive pads, conductive bumps or contacts on the board 7.

線路板7並具有兩外接電極71、73,外接電極71與第一電極層31之間藉由打線接合極/或其他電性連接方式而間接或直接構成電性連接;第二電極層41藉由線路板7上本身的導線線路與外接電極73構成電性連接。 The circuit board 7 also has two external electrodes 71, 73. The external electrode 71 and the first electrode layer 31 are indirectly or directly electrically connected by wire bonding or other electrical connection methods; the second electrode layer 41 is An electrical connection is formed by the wire line on the circuit board 7 and the external electrode 73.

絕緣層5同時封裝固定太陽能晶片1、第一電極層31、第二電極層41與線路板7的部分,但絕緣層5不覆蓋線路板7的兩外接電極71、73、線路板7之遠離於絕緣層的一側及第一電極層31之遠離於絕緣層的一側。 The insulating layer 5 encapsulates and fixes the solar chip 1, the first electrode layer 31, the second electrode layer 41 and the circuit board 7 at the same time, but the insulating layer 5 does not cover the two external electrodes 71, 73 of the circuit board 7 and the circuit board 7 is far away On the side of the insulating layer and the side of the first electrode layer 31 away from the insulating layer.

線路板7上也能設置功率小或不容易蓄熱的各式電子元件75。 The circuit board 7 can also be provided with various electronic components 75 that have low power or are not easy to accumulate heat.

在一實施例中,元件直接導熱結構可以設置在線路板7的開口或缺口中;或者也可以設置兩個以上的兩線路板,此時兩線路板上各設置一外接電極。 In an embodiment, the direct heat conduction structure of the element can be arranged in the opening or notch of the circuit board 7; or more than two circuit boards can also be arranged. In this case, an external electrode is provided on each of the two circuit boards.

如圖5所示,元件直接導熱結構更包含絕緣導熱板2,絕緣導熱板2設置於第一電極層31之下方,以將熱能散逸出去;此外,絕緣導熱板與該8線路板之未受到該絕緣層所覆蓋的一面為共平面。 As shown in FIG. 5, the direct heat conduction structure of the element further includes an insulating heat-conducting plate 2. The insulating heat-conducting plate 2 is arranged under the first electrode layer 31 to dissipate heat energy; in addition, the insulating heat-conducting plate and the 8-circuit board are not affected by The side covered by the insulating layer is coplanar.

參閱圖6,圖6為顯示依據圖5結構而更設置散熱裝置的示意圖,如圖6所示,圖6更提供散熱裝置8,散熱裝置8是貼設於絕緣導熱板2之遠離於絕緣層5的一面,或者散熱裝置8更貼設於線路板7之遠離於絕緣層5的一面。 Refer to FIG. 6, which is a schematic diagram showing a further arrangement of a heat dissipation device according to the structure of FIG. 5. As shown in FIG. 6, FIG. 6 further provides a heat dissipation device 8. The heat dissipation device 8 is attached to the insulating heat conducting plate 2 away from the insulating layer 5, or the heat sink 8 is further attached to the side of the circuit board 7 away from the insulating layer 5.

參閱圖7與圖8,圖7與圖8的結構分別與圖5與圖6大致相同,僅差別在於圖7與圖8的第一電極層31是直接貼設於散熱裝置8,也就是不需設置絕緣導熱板2;上述的散熱裝置8可以是散熱金屬板。 Referring to FIGS. 7 and 8, the structures of FIGS. 7 and 8 are roughly the same as those of FIGS. 5 and 6, except that the first electrode layer 31 of FIGS. 7 and 8 is directly attached to the heat sink 8, that is, it is not An insulating heat-conducting plate 2 needs to be provided; the aforementioned heat dissipation device 8 may be a heat-dissipating metal plate.

除整合熱電分離元件與發熱元件外,亦可整合其他控制元件,並藉由電性連結達到智能功率整合模組的設計應用。 In addition to integrating thermoelectric separation components and heating components, other control components can also be integrated, and the design and application of smart power integration modules can be achieved through electrical connections.

以上所述者僅為用以解釋本發明之較佳實施例,並非企圖據以對本發明做任何形式上之限制,是以,凡有在相同之發明精神下所作有關本發明之任何修飾或變更,皆仍應包括在本發明意圖保護之範疇。 The above descriptions are only used to explain the preferred embodiments of the present invention, and are not intended to restrict the present invention in any form. Therefore, any modification or change related to the present invention is made under the same spirit of the invention. , Should still be included in the scope of the present invention's intention to protect.

1   晶片 11   N型電極 13   P型電極 31   第一電極層 33   焊接黏著層 41   第二電極層 5   絕緣層 1 Chip 11 N-type electrode 13 P-type electrode 31 The first electrode layer 33 Welding adhesive layer 41 The second electrode layer 5 Insulation layer

Claims (14)

一種熱電分離的元件封裝結構,包含:一絕緣層、至少一電子元件與兩引出電極,該至少一電子元件的至少一發熱側是實質接觸並固定於一引出電極之上並構成電性連接,該至少一電子元件所產生的熱能直接傳導於該引出電極,另一引出電極與該引出電極與該至少一電子元件是相隔一間距並透過一電性連接方式與該至少一電子元件構成電性連接,該絕緣層同時封裝固定該至少一電子元件及該兩引出電極,且該兩引出電極的朝外的一面及該至少一電子元件之產生的熱能的一側是不受到該絕緣層的覆蓋,其中,該至少一電子元件是發熱元件或熱電分離元件;其中,該電性連接方式是透過複數導電件的堆疊方式而使該至少一電子元件與該另一引出電極構成電性連接,該等導電件藉由焊接或黏著方式而連接固定;其中,更包含相對於該另一引出電極的一導電墊,該導電墊是設置於該等導電件之上,且該導電墊之朝外的一側不受到絕緣層的覆蓋,該引出電極之上更設置一導電柱,該導電柱與該至少一電子元件相隔一距離,該導電柱的底端固定及電性連接於該引出電極,該導電柱的頂端則至少不受該絕緣層的覆蓋。 A thermoelectric separation component packaging structure, comprising: an insulating layer, at least one electronic component and two lead electrodes, at least one heating side of the at least one electronic component is substantially in contact with and fixed on a lead electrode to form an electrical connection, The heat generated by the at least one electronic component is directly conducted to the lead electrode, and the other lead electrode is separated from the lead electrode and the at least one electronic component by a distance and forms electrical properties with the at least one electronic component through an electrical connection. Connected, the insulating layer encapsulates and fixes the at least one electronic component and the two lead electrodes at the same time, and the outer side of the two lead electrodes and the side of the at least one electronic component that generates heat are not covered by the insulating layer , Wherein the at least one electronic element is a heating element or a thermoelectric separation element; wherein, the electrical connection method is to form an electrical connection between the at least one electronic element and the other lead-out electrode through a stacking manner of a plurality of conductive elements, the The conductive parts are connected and fixed by welding or adhesive; among them, it further includes a conductive pad opposite to the other lead electrode, the conductive pad is arranged on the conductive parts, and the conductive pad faces outward One side is not covered by an insulating layer. A conductive pillar is further provided on the lead electrode. The conductive pillar is separated from the at least one electronic component by a distance. The bottom end of the conductive pillar is fixed and electrically connected to the lead electrode. The top of the conductive pillar is at least not covered by the insulating layer. 如請求項1所述之熱電分離的元件封裝結構,其中,該間距更可被絕緣層填滿。 The device package structure for thermoelectric separation according to claim 1, wherein the gap can be filled by the insulating layer. 如請求項1所述之熱電分離的元件封裝結構,其中,該引出電極為至少單層結構。 The device package structure for thermoelectric separation according to claim 1, wherein the extraction electrode has at least a single-layer structure. 如請求項1或3所述之熱電分離的元件封裝結構,其中,該引出電極與該熱電分離元件藉焊接、銀燒結或超音波黏合等固晶黏著方式而連接固定。 The thermoelectric separation device package structure according to claim 1 or 3, wherein the lead electrode and the thermoelectric separation device are connected and fixed by a solid die bonding method such as welding, silver sintering, or ultrasonic bonding. 如請求項1所述之熱電分離的元件封裝結構,其中,該兩引出電極之未受到該絕緣層覆蓋的一面是共平面。 The device package structure for thermoelectric separation according to claim 1, wherein the sides of the two lead electrodes that are not covered by the insulating layer are coplanar. 如請求項1所述之熱電分離的元件封裝結構,其中,該電性連接方式是打線、焊接等方式達到電性連結。 The device package structure for thermoelectric separation according to claim 1, wherein the electrical connection method is wire bonding, welding, etc. to achieve electrical connection. 如請求項1所述之熱電分離的元件封裝結構,其中,該電性連接方式是透過一導電件並利用打線、焊接等方式做電性連接。 The device package structure for thermoelectric separation according to claim 1, wherein the electrical connection is through a conductive member and the electrical connection is made by wire bonding, soldering, or the like. 如請求項1所述之熱電分離的元件封裝結構,其中,該距離可以由絕緣層的一部份佔滿。一種熱電分離的元件封裝結構,其中,更包含至少兩線路板,該,該絕緣層並同時封裝固定該等電子元件與該至少一電路板,該等電子元件之間藉該至少一電路板構成電性連接。 The device package structure for thermoelectric separation according to claim 1, wherein the distance can be occupied by a part of the insulating layer. A thermoelectric separation component packaging structure, which further comprises at least two circuit boards, the insulating layer simultaneously encapsulates and fixes the electronic components and the at least one circuit board, and the electronic components are formed by the at least one circuit board Electrical connection. 一種熱電分離的元件封裝結構,包含:一絕緣層;一元件直接導熱結構,包含至少一電子元件、兩引出電極,該至少一電子元件的至少一發熱側是實質接觸並固定於一引出電極之上,並且該引出電極與該至少一電子元件的正極構成電性連接,該至少 一電子元件所產生的熱能直接傳導於該引出電極,另一引出電極是與該引出電極與該至少一電子元件相隔一間距並透過一電性連接方式與該至少一電子元件的負極構成電性連接;以及至少一線路板,鄰設於該元件直接導熱結構,該另一引出電極是設置於該至少一線路板上,該至少一線路板具有兩外接電極,該兩外接電極藉由該至少一線路板的導線線路而與該兩引出電極構成電性連接;其中,該絕緣層同時封裝固定該至少一電子元件、該兩引出電極與該至少一線路板的部分,但該絕緣層不覆蓋該至少一線路板的兩外接電極。 A thermoelectric separation component packaging structure, comprising: an insulating layer; a component direct heat conduction structure, comprising at least one electronic component and two lead electrodes, at least one heating side of the at least one electronic component is substantially in contact with and fixed to a lead electrode And the lead electrode is electrically connected to the positive electrode of the at least one electronic component, and the at least The heat generated by an electronic component is directly conducted to the lead electrode, and the other lead electrode is separated from the lead electrode and the at least one electronic component by a distance, and forms an electrical connection with the negative electrode of the at least one electronic component through an electrical connection. Connection; and at least one circuit board, adjacent to the component direct heat conduction structure, the other lead electrode is provided on the at least one circuit board, the at least one circuit board has two external electrodes, the two external electrodes through the at least The lead wires of a circuit board are electrically connected to the two lead electrodes; wherein the insulating layer simultaneously encapsulates and fixes the at least one electronic component, the two lead electrodes, and parts of the at least one circuit board, but the insulating layer does not cover Two external electrodes of the at least one circuit board. 如請求項9所述的一種熱電分離的元件封裝結構,其中,該元件直接導熱結構更包含一絕緣導熱板,該絕緣導熱板設置於該引出電極之下方。 The device package structure for thermoelectric separation according to claim 9, wherein the direct heat conduction structure for the element further comprises an insulating heat-conducting plate, and the insulating heat-conducting plate is arranged under the lead electrode. 如請求項10所述的一種熱電分離的元件封裝結構,其中,該絕緣導熱板與該至少一線路板之未受到該絕緣層所覆蓋的一面為共平面。 The device package structure for thermoelectric separation according to claim 10, wherein the insulating heat-conducting plate and the side of the at least one circuit board not covered by the insulating layer are coplanar. 如請求項10所述的一種熱電分離的元件封裝結構,其中,更包含一散熱金屬板,該散熱金屬板貼設於該絕緣導熱板的一面,或者貼設於該絕緣導熱板與該至少一線路板的同一面。 The device package structure with thermoelectric separation according to claim 10, which further comprises a heat dissipation metal plate, the heat dissipation metal plate is attached to one side of the insulating and heat-conducting plate, or is attached to the insulating and heat-conducting plate and the at least one surface of the insulating heat-conducting plate. The same side of the circuit board. 如請求項9所述的一種熱電分離的元件封裝結構,其中,該引出電極與該至少一線路板之未受到該絕緣層所覆蓋的一面為共平面。 The device package structure for thermoelectric separation according to claim 9, wherein the lead-out electrode and the side of the at least one circuit board not covered by the insulating layer are coplanar. 如請求項13所述的一種熱電分離的元件封裝結構,其中,更包含一散熱金屬板,該散熱金屬板直接貼設該引出電極之下方,或者該散熱金屬板貼設於該引出電極與該至少一線路板的同一面。 The device package structure for thermoelectric separation according to claim 13, further comprising a heat-dissipating metal plate, the heat-dissipating metal plate is directly attached under the lead electrode, or the heat-dissipating metal plate is attached to the lead electrode and the lead electrode. The same side of at least one circuit board.
TW108132267A 2019-09-06 2019-09-06 Packaging structure for directly deriving thermal energy of electronic components TWI722560B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW108132267A TWI722560B (en) 2019-09-06 2019-09-06 Packaging structure for directly deriving thermal energy of electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108132267A TWI722560B (en) 2019-09-06 2019-09-06 Packaging structure for directly deriving thermal energy of electronic components

Publications (2)

Publication Number Publication Date
TW202111964A TW202111964A (en) 2021-03-16
TWI722560B true TWI722560B (en) 2021-03-21

Family

ID=76035450

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108132267A TWI722560B (en) 2019-09-06 2019-09-06 Packaging structure for directly deriving thermal energy of electronic components

Country Status (1)

Country Link
TW (1) TWI722560B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090236729A1 (en) * 2006-11-15 2009-09-24 Industrial Technology Research Institute Melting temperature adjustable metal thermal interface materials and packaged semiconductors including thereof
TW201405894A (en) * 2012-07-27 2014-02-01 華夏光股份有限公司 Thermoelectrically separated semiconductor device and its manufacturing method
CN206116456U (en) * 2016-08-31 2017-04-19 长兴友畅电子有限公司 LED of thermoelectric separation encapsulation
TWM593659U (en) * 2019-09-06 2020-04-11 晶泰國際科技股份有限公司 Packaging structure for directly exporting thermal energy of electronic components

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090236729A1 (en) * 2006-11-15 2009-09-24 Industrial Technology Research Institute Melting temperature adjustable metal thermal interface materials and packaged semiconductors including thereof
TW201405894A (en) * 2012-07-27 2014-02-01 華夏光股份有限公司 Thermoelectrically separated semiconductor device and its manufacturing method
CN206116456U (en) * 2016-08-31 2017-04-19 长兴友畅电子有限公司 LED of thermoelectric separation encapsulation
TWM593659U (en) * 2019-09-06 2020-04-11 晶泰國際科技股份有限公司 Packaging structure for directly exporting thermal energy of electronic components

Also Published As

Publication number Publication date
TW202111964A (en) 2021-03-16

Similar Documents

Publication Publication Date Title
US8466548B2 (en) Semiconductor device including excess solder
CN102629560B (en) Packaging carrier board and manufacturing method thereof
US11776867B2 (en) Chip package
US20120175755A1 (en) Semiconductor device including a heat spreader
JPWO2018198990A1 (en) Electronic components and semiconductor devices
CN103811356A (en) Method of embedding cpu/gpu/logic chip into a substrate of a package-on-package structure
US8823153B2 (en) Semiconductor package
KR102172689B1 (en) Semiconductor package and method of fabricating the same
WO2005024941A1 (en) Semiconductor device
US20130329365A1 (en) Electric Device Package and Method of Making an Electric Device Package
JP6003624B2 (en) Semiconductor module
US9768092B2 (en) Carrier package and carrier with plural heat conductors
CN104798198A (en) Semiconductor device
US8536701B2 (en) Electronic device packaging structure
TWI660471B (en) Chip package
JP7145190B2 (en) Chip packaging structure and manufacturing method thereof
US12334458B2 (en) Package with pad having open notch
TWI553791B (en) Chip package module and package substrate
CN101322450A (en) IC package with internal heat dissipation structure
TWI269414B (en) Package substrate with improved structure for thermal dissipation and electronic device using the same
TWI722560B (en) Packaging structure for directly deriving thermal energy of electronic components
TWM593659U (en) Packaging structure for directly exporting thermal energy of electronic components
TWI664701B (en) Package structure of power device
CN223092887U (en) Internal insulation packaging structure
JP2002134560A (en) Semiconductor device