TWI763223B - Etching apparatus and etching method thereof - Google Patents
Etching apparatus and etching method thereof Download PDFInfo
- Publication number
- TWI763223B TWI763223B TW109147068A TW109147068A TWI763223B TW I763223 B TWI763223 B TW I763223B TW 109147068 A TW109147068 A TW 109147068A TW 109147068 A TW109147068 A TW 109147068A TW I763223 B TWI763223 B TW I763223B
- Authority
- TW
- Taiwan
- Prior art keywords
- etching
- mask layer
- thickness
- mask
- layer
- Prior art date
Links
- 238000005530 etching Methods 0.000 title claims abstract description 190
- 238000000034 method Methods 0.000 title claims abstract description 34
- 239000000463 material Substances 0.000 claims abstract description 95
- 238000001514 detection method Methods 0.000 claims abstract description 24
- 239000004065 semiconductor Substances 0.000 claims description 15
- 239000000758 substrate Substances 0.000 claims description 15
- 150000001875 compounds Chemical class 0.000 claims description 3
- 238000012545 processing Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000001228 spectrum Methods 0.000 description 4
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
Images
Landscapes
- Drying Of Semiconductors (AREA)
Abstract
Description
本發明是有關於一種半導體裝置,且特別是有關於一種蝕刻系統及其蝕刻方法。The present invention relates to a semiconductor device, and more particularly, to an etching system and an etching method thereof.
近年來,隨著半導體製程的發展,對元件的集成度和性能要求越來越高,電漿技術(Plasma Technology)在半導體製造領域中正起著舉足輕重的作用。電漿技術通過使製程氣體激發形成的電漿被應用在許多半導體製程中,如沉積製程(如化學氣相沉積)、蝕刻製程(如-乾式蝕刻)等。隨著半導體元件的尺寸縮小以及電路複雜度的增加,罩幕(mask film)的複雜度以及蝕刻出的特徵結構的深寬比也對應地提高,對電漿處理製程的精確度要求也變得更加嚴格。In recent years, with the development of semiconductor manufacturing process, the requirements for the integration and performance of components are getting higher and higher, and plasma technology (Plasma Technology) is playing a pivotal role in the field of semiconductor manufacturing. Plasma technology is used in many semiconductor processes, such as deposition processes (eg, chemical vapor deposition), etching processes (eg, dry etching), and the like. As the size of semiconductor devices shrinks and the complexity of circuits increases, the complexity of the mask film and the aspect ratio of the etched features also increase accordingly, and the precision requirements for the plasma processing process also become more stringent.
在現有技術中,常藉由在蝕刻腔室中設置光源,以提供光線至被蝕刻基底上,藉由分析自被蝕刻材料發出的反射光的光譜來得到蝕刻深度的資訊,進而確定是否以達到目標蝕刻終點。然而,當被蝕刻基底上的特徵結構的深寬比越高時,反射光越不易形成完整的干涉條紋,如此將容易使蝕刻終點的判斷產生錯誤,進而影響半導體製程的精確度。In the prior art, a light source is often provided in the etching chamber to provide light to the substrate to be etched, and the information of the etching depth is obtained by analyzing the spectrum of the reflected light emitted from the material to be etched, so as to determine whether to achieve Target etch end point. However, when the aspect ratio of the features on the substrate to be etched is higher, the reflected light is less likely to form complete interference fringes, which will easily lead to errors in the determination of the etching end point, thereby affecting the accuracy of the semiconductor process.
本發明提供一種蝕刻系統及其蝕刻方法,可有效提高半導體製程的精確度。The invention provides an etching system and an etching method thereof, which can effectively improve the precision of the semiconductor manufacturing process.
本發明的蝕刻系統包括蝕刻裝置以及控制裝置。其中蝕刻裝置對被處理材料進行蝕刻處理,以形成特徵結構。蝕刻裝置包括終點檢測器,其檢測對被處理材料進行蝕刻處理時產生之光在特定波長的光強度而產生終點檢測信號,被處理材料包括材料層以及形成於材料層上的至少一罩幕層。控制裝置耦接蝕刻裝置,依據終點檢測信號判斷罩幕層的蝕刻完成時間,依據蝕刻完成時間計算罩幕層的厚度,依據罩幕層的厚度調整材料層的蝕刻時間。The etching system of the present invention includes an etching device and a control device. The etching device performs etching processing on the material to be processed to form a characteristic structure. The etching device includes an end-point detector, which detects the light intensity at a specific wavelength of light generated when the material to be processed is etched, and generates an end-point detection signal. The material to be processed includes a material layer and at least one mask layer formed on the material layer. . The control device is coupled to the etching device, determines the etching completion time of the mask layer according to the end point detection signal, calculates the thickness of the mask layer according to the etching completion time, and adjusts the etching time of the material layer according to the thickness of the mask layer.
本發明還提供一種蝕刻系統的蝕刻方法,用以對被處理材料進行蝕刻處理,以形成特徵結構。蝕刻系統的蝕刻方法包括下列步驟。檢測對被處理材料進行蝕刻處理時產生之光在特定波長的光強度而產生終點檢測信號,其中被處理材料包括材料層以及形成於材料層上的至少一罩幕層。依據終點檢測信號判斷罩幕層的蝕刻完成時間。依據蝕刻完成時間計算罩幕層的厚度。依據罩幕層的厚度調整材料層的蝕刻時間。The present invention also provides an etching method for an etching system, which is used for etching the processed material to form a feature structure. The etching method of the etching system includes the following steps. The end point detection signal is generated by detecting the light intensity at a specific wavelength of the light generated when the processed material is etched, wherein the processed material includes a material layer and at least one mask layer formed on the material layer. The etching completion time of the mask layer is determined according to the end point detection signal. The thickness of the mask layer is calculated according to the etching completion time. The etching time of the material layer is adjusted according to the thickness of the mask layer.
基于上述,本發明實施例依據終點檢測信號判斷罩幕層的蝕刻完成時間,依據蝕刻完成時間計算罩幕層的厚度,並依據罩幕層的厚度調整材料層的蝕刻時間,如此藉由罩幕層的蝕刻完成時間來推算罩幕層的厚度,即可精確地得知罩幕層的厚度,進而精確掌握材料層蝕刻處理的進度,有效提高半導體製程的精確度。Based on the above, the embodiment of the present invention determines the etching completion time of the mask layer according to the end point detection signal, calculates the thickness of the mask layer according to the etching completion time, and adjusts the etching time of the material layer according to the thickness of the mask layer. The thickness of the mask layer can be calculated from the etching completion time of the layer, so that the thickness of the mask layer can be accurately known, and then the progress of the etching process of the material layer can be accurately grasped, and the accuracy of the semiconductor process can be effectively improved.
圖1是依照本發明的實施例的一種蝕刻系統的示意圖,請參照圖1。蝕刻系統100包括蝕刻裝置102以及控制裝置104,蝕刻裝置102耦接控制裝置104。蝕刻裝置102用以對被處理材料108進行蝕刻處理,以於被處理材料108上形成特徵結構。如圖2所示,被處理材料108可包括光阻層202、罩幕層204以及材料層206,其中罩幕層204形成於材料層206上,光阻層202形成於罩幕層204上。在部份實施例中,可例如透過微影製程來圖案化光阻層202,以使光阻層202具有特徵圖案,並將具有特徵圖案的光阻層202作為罩幕使用,來對罩幕層204以及材料層206進行蝕刻,而形成特徵結構。在一些實施例中,材料層206可為元素半導體基底(例如矽基底或鍺基)或化合物半導體基底(例如碳化矽基底或砷化鎵基底)。在一些實施例中,罩幕層204可以是由介電材料形成,介電材料有氧化矽(SiO)、氮化矽(SiN)、氮氧化矽(SiON)。FIG. 1 is a schematic diagram of an etching system according to an embodiment of the present invention, please refer to FIG. 1 . The
在本實施例中,蝕刻裝置102可例如為電漿蝕刻裝置,然不以此為限。進一步來說,蝕刻裝置102可包括蝕刻腔室R1、蝕刻氣體產生器N1以及終點檢測器106。蝕刻腔室R1可容納被處理材料108,如圖1所示,被處理材料108可置放於蝕刻腔室R1內的基座B1上。蝕刻氣體產生器N1可產生蝕刻氣體至蝕刻腔室R1,以產生電漿對被處理材料108進行該蝕刻處理。終點檢測器106可檢測對被處理材料108進行蝕刻處理時產生之光在特定波長的光強度而產生的終點檢測信號。例如在本實施例中,終點檢測器106可在電漿蝕刻過程中對電漿發射出的光譜進行檢測,由於蝕刻到不同物質層時光譜會出現明顯的變化,終點檢測器106所產生的終點檢測信號也會對應地出現信號強度的變化,而可指示是否到達蝕刻終點。In this embodiment, the
控制裝置104可例如為電腦或其他具有運算能力的電子裝置,然不以此為限,控制裝置104可依據終點檢測信號判斷罩幕層204的蝕刻完成時間,亦即如圖2的右側所示,罩幕層204被蝕刻至到達終點(材料層206)所需的時間。控制裝置104可依據罩幕層204的蝕刻完成時間計算罩幕層204的厚度,例如可將罩幕層204的蝕刻完成時間乘以罩幕層204的蝕刻速度,以推算罩幕層204的厚度,其中罩幕層204的蝕刻速度可例如透過常規實驗收集資料而獲得。由於罩幕層204的厚度變化將連帶改變被處理材料108上所形成的特徵結構的深寬比,而不同的深寬比在材料層206中蝕刻相同的深度所需的蝕刻時間不同,因此罩幕層204的厚度變化可對應至不同的材料層206的蝕刻時間。在獲得罩幕層204的厚度後,控制裝置104可依據罩幕層204的厚度調整材料層206的蝕刻時間,以避免罩幕層204因製程或其它因素產生的厚度變化,進而導致材料層206出現蝕刻深度不足或蝕刻過度的情形。此外,由於本實施例的蝕刻系統可不需如習知技術般,另外於蝕刻腔室中加裝光源,以藉由分析反射光來得到蝕刻深度的資訊,而可直接依據電漿蝕刻過程中電漿發射出的光進行檢測,並依據蝕刻時間計算罩幕層204的厚度,因此可不需增加量測成本,也不需中斷蝕刻處理來進行蝕刻深度量測,即可準確地獲得罩幕層204的厚度(蝕刻深度)資訊,而達到材料層206的精確蝕刻的效果。The
進一步來說,控制裝置104可依據罩幕層204的厚度計算厚度差值,例如將推算出的罩幕層204的厚度減去罩幕層204的預設厚度(例如標準厚度),以得到厚度差值(亦即罩幕層204的厚度變化值),並依據厚度差值調整材料層206的蝕刻時間,例如將蝕刻時間增加或減少一段補償時間,以確保材料層206可被蝕刻至預期的深度。其中,厚度差值與蝕刻材料層206的補償時間的關係可例如透過常規實驗收集資料獲得。Further, the
在部份實施例中,被處理材料108也可包括多個罩幕層,而不限於圖2實施例僅包括一個罩幕層。如圖3所示,被處理材料108可包括光阻層302、三個罩幕層304、306、308以及材料層310。在一些實施例中,材料層310可為元素半導體基底(例如矽基底或鍺基)或化合物半導體基底(例如碳化矽基底或砷化鎵基底)。在一些實施例中,罩幕層304、306、308可以是由介電材料形成,介電材料有氧化矽(SiO)、氮化矽(SiN)、氮氧化矽(SiON)。類似地,終點檢測器106可在電漿蝕刻過程中對電漿發射出的光譜進行檢測,而產生終點檢測信號。舉例來說,終點檢測器106可檢測不同罩幕層所分別對應的不同特定波長的光強度,以產生對應的終點檢測信號。控制裝置104可依據罩幕層304、306以及308所對應的終點檢測信號判斷罩幕層304、306以及308的蝕刻完成時間,並分別依據罩幕層304、306以及308的蝕刻完成時間與罩幕層304、306以及308的蝕刻速度計算罩幕層304、306以及308的厚度總和。罩幕層304、306以及308的厚度總和H可例如以下列式子所示:
H=RA×TA+RB×TB+RC×TC (1)
In some embodiments, the processed
其中RA、RB、RB分別為罩幕層304、306以及308的蝕刻速度,而TA、TB、TC分別為罩幕層304、306以及308的蝕刻完成時間。在部份實施例中,也可將罩幕層304、306以及308的蝕刻時間與對應的蝕刻厚度的關係儲存於控制裝置104的儲存電路中,在控制裝置104依據終點檢測信號獲得罩幕層304、306以及308的蝕刻完成時間後,控制裝置104可以查表的方式獲得罩幕層304、306以及308的蝕刻完成時間所對應的罩幕層304、306以及308的厚度。舉例來說,圖4A~4C為罩幕層304、306以及308的蝕刻時間與對應的蝕刻厚度的關係曲線的示意圖,如圖4A~4C所示,不同的罩幕層所對應的曲線具有不同的斜率(蝕刻速度),蝕刻完成時間TA、TB以及TC可分別對應至罩幕層304、306以及308的厚度HA、HB以及HC。控制裝置104可將厚度HA、HB以及HC相加以得到罩幕層304、306以及308的厚度總和H。RA, RB, and RB are the etching rates of the
類似地,控制裝置104可將罩幕層304、306以及308的厚度總和H減去罩幕層304、306以及308的預設厚度的總和,以得到厚度差值HD(亦即罩幕層304、306以及308的總厚度變化值),並依據此厚度差值調整材料層310的蝕刻時間。例如,控制裝置104的儲存電路可儲存厚度差值所對應的材料層310的蝕刻補償時間,如此控制裝置104可以查表的方式獲得厚度差值所對應的材料層310的蝕刻補償時間。舉例來說,圖5是依照本發明實施例的蝕刻材料層310的補償時間對厚度差異的關係曲線的示意圖。如圖5所示,各個厚度差值皆可對應至一個補償時間,例如圖4A~4C實施例的厚度差值HD可對應到補償時間TD,控制裝置104可將材料層310的蝕刻時間加上補償時間TD,以確保材料層310可精確地被蝕刻至預期達到的深度。值得注意的是,厚度差值HD可為正值或負值,而對應的補償時間TD也可為正值或負值,也就是說,控制裝置104可增加或減少材料層310的蝕刻時間,以達到材料層310的精確蝕刻。Similarly, the
圖6是依照本發明實施例的蝕刻系統的蝕刻方法的流程圖。由上述實施例可知,蝕刻系統的蝕刻方法可包括下列步驟。首先,檢測對被處理材料進行蝕刻處理時產生之光在特定波長的光強度而產生終點檢測信號(步驟S602),其中被處理材料包括材料層以及形成於材料層上的至少一罩幕層。蝕刻處理可例如為電漿蝕刻處理,然不以此為限,蝕刻系統可包括容納被處理材料的蝕刻腔室,藉由產生蝕刻氣體至蝕刻腔室,來產生電漿對被處理材料進行蝕刻處理。接著,依據終點檢測信號判斷罩幕層的蝕刻完成時間(步驟S604)。然後,依據蝕刻完成時間計算罩幕層的厚度(步驟S606)。最後再依據罩幕層的厚度調整材料層的蝕刻時間(步驟S608),例如可依據罩幕層的厚度計算罩幕層的厚度差值,並依據厚度差值調整材料層的蝕刻時間,其中厚度差值可為罩幕層的厚度減去預設厚度(例如罩幕層的標準厚度)的差值。6 is a flowchart of an etching method of an etching system according to an embodiment of the present invention. It can be known from the above embodiments that the etching method of the etching system may include the following steps. First, detecting the light intensity at a specific wavelength of the light generated when the material to be processed is etched to generate an endpoint detection signal (step S602 ), wherein the material to be processed includes a material layer and at least one mask layer formed on the material layer. The etching process can be, for example, a plasma etching process, but not limited thereto, the etching system can include an etching chamber for accommodating the material to be processed, and generates plasma to etch the material to be processed by generating an etching gas into the etching chamber deal with. Next, the etching completion time of the mask layer is determined according to the end point detection signal (step S604). Then, the thickness of the mask layer is calculated according to the etching completion time (step S606). Finally, the etching time of the material layer is adjusted according to the thickness of the mask layer (step S608 ). For example, the thickness difference of the mask layer can be calculated according to the thickness of the mask layer, and the etching time of the material layer can be adjusted according to the thickness difference, wherein the thickness The difference value may be the difference value of the thickness of the mask layer minus a preset thickness (eg, the standard thickness of the mask layer).
在具有多個罩幕層的實施例中,可依據各個罩幕層對應的終點檢測信號判斷各個罩幕層的蝕刻完成時間,並依據各個罩幕層的蝕刻完成時間計算各個罩幕層的厚度。而後再依據多個罩幕層的厚度總和調整材料層的蝕刻時間,例如可將多個罩幕層的厚度總和減去多個罩幕層的預設厚度的總和以得到厚度差值,並依據厚度差值調整材料層的蝕刻時間。In the embodiment with multiple mask layers, the etching completion time of each mask layer can be determined according to the end point detection signal corresponding to each mask layer, and the thickness of each mask layer can be calculated according to the etching completion time of each mask layer . Then, the etching time of the material layer can be adjusted according to the sum of the thicknesses of the multiple mask layers. For example, the sum of the thicknesses of the multiple mask layers can be subtracted from the sum of the preset thicknesses of the multiple mask layers to obtain the thickness difference, and according to The thickness difference adjusts the etching time of the material layer.
綜上所述,本實施例的依據終點檢測信號判斷罩幕層的蝕刻完成時間,依據蝕刻完成時間計算罩幕層的厚度,並依據罩幕層的厚度調整材料層的蝕刻時間。如此藉由罩幕層的蝕刻完成時間來推算罩幕層的厚度,即可精確地得知罩幕層的厚度,進而精確掌握材料層蝕刻處理的進度,有效提高半導體製程的精確度。此外,由於本實施例的蝕刻系統可不需如習知技術般,另外於蝕刻腔室中加裝光源,藉由分析反射光來得到蝕刻深度的資訊,因此可不需增加量測成本,也不需中斷蝕刻處理來進行蝕刻深度量測,即可準確地獲得罩幕層的厚度(蝕刻深度)資訊,而達到材料層的精確蝕刻的效果。To sum up, the present embodiment determines the etching completion time of the mask layer according to the end point detection signal, calculates the thickness of the mask layer according to the etching completion time, and adjusts the etching time of the material layer according to the thickness of the mask layer. In this way, the thickness of the mask layer can be calculated based on the etching completion time of the mask layer, so that the thickness of the mask layer can be accurately known, and the progress of the etching process of the material layer can be accurately grasped, thereby effectively improving the precision of the semiconductor process. In addition, since the etching system of this embodiment does not need to install a light source in the etching chamber as in the prior art, and obtain the information of the etching depth by analyzing the reflected light, it does not need to increase the measurement cost, nor does it need to By interrupting the etching process to measure the etching depth, the thickness (etching depth) information of the mask layer can be accurately obtained, so as to achieve the effect of precise etching of the material layer.
100:蝕刻系統
102:蝕刻裝置
104:控制裝置
106:終點檢測器
108:被處理材料
202:光阻層
204:罩幕層
206:材料層
302:光阻層
304、306、308:罩幕層
310:材料層
R1:蝕刻腔室
N1:蝕刻氣體產生器
B1:基座
TA、TB、TC:蝕刻完成時間
HA、HB、HC:厚度
HD:厚度差值
TD:補償時間
S602~S608:蝕刻系統的蝕刻方法步驟
100: Etching System
102: Etching device
104: Controls
106: Endpoint Detector
108: Processed material
202: photoresist layer
204: Curtain layer
206: Material Layer
302:
圖1是依照本發明實施例的一種蝕刻系統的示意圖。 圖2是依照本發明實施例的一種被處理材料的示意圖。 圖3是依照本發明另一實施例的一種被處理材料的示意圖。 圖4A~4C為罩幕層的蝕刻時間與對應的蝕刻厚度的關係曲線的示意圖。 圖5是依照本發明實施例的蝕刻材料層的補償時間對厚度差異的關係曲線的示意圖。 圖6是依照本發明實施例的蝕刻系統的蝕刻方法的流程圖。 FIG. 1 is a schematic diagram of an etching system according to an embodiment of the present invention. FIG. 2 is a schematic diagram of a processed material according to an embodiment of the present invention. FIG. 3 is a schematic diagram of a processed material according to another embodiment of the present invention. 4A to 4C are schematic diagrams illustrating the relationship between the etching time of the mask layer and the corresponding etching thickness. FIG. 5 is a schematic diagram of a relationship between compensation time and thickness difference of an etching material layer according to an embodiment of the present invention. 6 is a flowchart of an etching method of an etching system according to an embodiment of the present invention.
100:蝕刻系統 100: Etching System
102:蝕刻裝置 102: Etching device
104:控制裝置 104: Controls
106:終點檢測器 106: Endpoint Detector
108:被處理材料 108: Processed material
R1:蝕刻腔室 R1: Etching chamber
N1:蝕刻氣體產生器 N1: Etching Gas Generator
B1:基座 B1: Base
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW109147068A TWI763223B (en) | 2020-12-31 | 2020-12-31 | Etching apparatus and etching method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW109147068A TWI763223B (en) | 2020-12-31 | 2020-12-31 | Etching apparatus and etching method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI763223B true TWI763223B (en) | 2022-05-01 |
| TW202228197A TW202228197A (en) | 2022-07-16 |
Family
ID=82594004
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW109147068A TWI763223B (en) | 2020-12-31 | 2020-12-31 | Etching apparatus and etching method thereof |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI763223B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100430716C (en) * | 1999-09-29 | 2008-11-05 | 拉姆研究公司 | Method and apparatus for characterizing the quality of microelectronic features |
| TW200849325A (en) * | 2007-02-13 | 2008-12-16 | Hitachi High Tech Corp | Plasma processing method and plasma processing apparatus |
-
2020
- 2020-12-31 TW TW109147068A patent/TWI763223B/en active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100430716C (en) * | 1999-09-29 | 2008-11-05 | 拉姆研究公司 | Method and apparatus for characterizing the quality of microelectronic features |
| TW200849325A (en) * | 2007-02-13 | 2008-12-16 | Hitachi High Tech Corp | Plasma processing method and plasma processing apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| TW202228197A (en) | 2022-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10665516B2 (en) | Etching method and plasma processing apparatus | |
| US10586710B2 (en) | Etching method | |
| CN104620364B (en) | The method of the silicon etching planarized for trenched side-wall | |
| US6916396B2 (en) | Etching system and etching method | |
| JP2011253832A (en) | Resist trimming method and trimming device | |
| US20040040658A1 (en) | Semiconductor fabricating apparatus and method and apparatus for determining state of semiconductor fabricating process | |
| JP2010199126A (en) | Plasma treatment method and plasma treatment device | |
| TWI763223B (en) | Etching apparatus and etching method thereof | |
| Park et al. | Effects of CH2F2 and H2 flow rates on process window for infinite etch selectivity of silicon nitride to ArF PR in dual-frequency CH2F2/H2/Ar capacitively coupled plasmas | |
| CN114765112B (en) | Etching system and etching method thereof | |
| JP2012521659A (en) | Plasma etching method | |
| JP4068986B2 (en) | Sample dry etching method and dry etching apparatus | |
| US20130071955A1 (en) | Plasma etching method | |
| US11443928B2 (en) | Etching apparatus and etching method thereof | |
| JP2001007084A (en) | Etching end point determination method | |
| US6855567B1 (en) | Etch endpoint detection | |
| CN100361278C (en) | Method for judging semiconductor manufacturing process state and semiconductor manufacturing device | |
| US8784677B2 (en) | Plasma processing apparatus and plasma processing method | |
| JP2001059193A (en) | Method and apparatus for manufacturing X-ray mask | |
| JP5698948B2 (en) | Plasma processing equipment | |
| JPH04127428A (en) | Manufacture of semiconductor device | |
| KR100739965B1 (en) | Etching Method for Semiconductor Device Manufacturing | |
| JPH0567590A (en) | End point detecting method in etching of semiconductor device | |
| TW202541205A (en) | End point detection device, etching control system, end point detection method, and recording medium | |
| JP2007193037A (en) | Photomask manufacturing method |