[go: up one dir, main page]

TWI758963B - Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same - Google Patents

Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same Download PDF

Info

Publication number
TWI758963B
TWI758963B TW109140721A TW109140721A TWI758963B TW I758963 B TWI758963 B TW I758963B TW 109140721 A TW109140721 A TW 109140721A TW 109140721 A TW109140721 A TW 109140721A TW I758963 B TWI758963 B TW I758963B
Authority
TW
Taiwan
Prior art keywords
integrated circuit
block
pins
auxiliary
touch display
Prior art date
Application number
TW109140721A
Other languages
Chinese (zh)
Other versions
TW202221399A (en
Inventor
簡宏仁
楊鶴年
Original Assignee
敦泰電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 敦泰電子股份有限公司 filed Critical 敦泰電子股份有限公司
Priority to TW109140721A priority Critical patent/TWI758963B/en
Application granted granted Critical
Publication of TWI758963B publication Critical patent/TWI758963B/en
Publication of TW202221399A publication Critical patent/TW202221399A/en

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Wire Bonding (AREA)

Abstract

A bump disposed method for reducing border of flat panel display and a touch and display driver integrated circuit using the same are provided in the present invention. The method includes: dividing the integrated circuit into a left-side area, a middle-side area and a right-side area; sequentially disposing OLBs along with the first coordinate to the second coordinate of the second axis from the border of the middle-side area; and respectively disposing at least a dummy bump on vacant position of the left-side area and the right side area, wherein the first coordinate is not equal to the second coordinate.

Description

積體電路之腳位配置方法以及使用其之內嵌式觸控顯示驅動積體電路Pin assignment method of integrated circuit and in-cell touch display driving integrated circuit using the same

本發明係關於一種顯示驅動積體電路的技術,更進一步來說,本發明係關於一種積體電路之腳位配置方法以及使用其之內嵌式觸控顯示驅動積體電路。The present invention relates to a technology of a display driving integrated circuit, and further, the present invention relates to a pin configuration method of an integrated circuit and an in-cell touch display driving integrated circuit using the same.

第1圖繪示為先前技術的內嵌式觸控顯示驅動積體電路的外引腳(Outer Lead Bonding,OLB)腳位以及內引腳(Inner Lead Bonding,ILB)腳位的配置示意圖。請參考第1圖,傳統的顯示觸控驅動元件,其內引腳腳位101與外引腳腳位102分別均勻置放在觸控顯示驅動積體電路的上下兩側,如第1圖所示。因此當觸控顯示驅動積體電路與面板貼合時,貼合的應力會均勻分布在觸控顯示驅動積體電路的上下兩側的引腳上,不會有觸控顯示驅動積體電路受力不均的問題。FIG. 1 is a schematic diagram illustrating the configuration of outer lead bonding (OLB) pins and inner lead bonding (ILB) pins of an in-cell touch display driver IC of the prior art. Please refer to FIG. 1. In a conventional display touch driving device, the inner pins 101 and the outer pins 102 are evenly placed on the upper and lower sides of the touch display driving IC, as shown in FIG. 1. Show. Therefore, when the touch display driver IC is attached to the panel, the bonding stress will be evenly distributed on the pins on the upper and lower sides of the touch display driver IC, and the touch display driver IC will not be affected. The problem of uneven power.

然而,由於全面屏的需求,導致面板對下邊緣的高度限制有高度的要求,因此.此種腳位設計無法達到減少下邊緣的要求。However, due to the requirement of a full screen, the panel has a high requirement for the height limit of the lower edge. This pin design cannot meet the requirement of reducing the lower edge.

本發明的一目的在於提供一種積體電路之腳位配置方法以及使用其之內嵌式觸控顯示驅動積體電路,用以達成顯示面板的窄邊框設計。An object of the present invention is to provide a pin configuration method of an integrated circuit and an in-cell touch display driving integrated circuit using the same, so as to achieve a narrow frame design of a display panel.

本發明的一目的在於提供一種積體電路之腳位配置方法以及使用其之內嵌式觸控顯示驅動積體電路,用以達成應力平衡,避免黏合不當。An object of the present invention is to provide a pin configuration method of an integrated circuit and an in-cell touch display driving integrated circuit using the same, so as to achieve stress balance and avoid improper bonding.

有鑒於此,本發明提供一種積體電路之腳位配置方法,其中,該積體電路用於驅動一顯示面板,此積體電路之腳位配置方法包括:在積體電路表面沿第一軸向劃分為中間區塊、左側區塊以及右側區塊;將積體電路的外引腳腳位,由中間區塊與左右區塊兩側交界的邊緣,沿著第二軸向的第一座標到第二軸向的第二座標依序配置;以及在左側區塊以及右側區塊內,分別配置至少一個輔助凸塊,其中,第一座標不等於第二座標。In view of this, the present invention provides a method for configuring the pins of an integrated circuit, wherein the integrated circuit is used for driving a display panel, and the method for configuring the pins of the integrated circuit includes: on the surface of the integrated circuit along a first axis The direction is divided into the middle block, the left block and the right block; the outer pins of the integrated circuit are defined by the edge of the border between the middle block and the left and right blocks, along the first coordinate of the second axis The second coordinates to the second axis are sequentially arranged; and at least one auxiliary bump is respectively arranged in the left block and the right block, wherein the first coordinate is not equal to the second coordinate.

本發明另外提供一種內嵌式觸控顯示驅動積體電路,用於驅動一顯示面板,此內嵌式觸控顯示驅動積體電路包括多數個腳位、一左側區塊、一中間區塊以及一右側區塊。中間區塊的外引腳腳位沿著第一軸向配置。左側區塊以及右側區塊的外引腳腳位,分別由中間區塊的邊緣,沿著第二軸向的第一座標到第二軸向的第二座標依序配置;以及在左側區塊以及右側區塊的空置位置,分別配置至少一個輔助凸塊,其中,第一座標不等於第二座標。The present invention further provides an in-cell touch display driving integrated circuit for driving a display panel. The in-cell touch display driving integrated circuit includes a plurality of pins, a left side block, a middle block and A block on the right. The outer pins of the middle block are arranged along the first axis. The outer pin positions of the left block and the right block are respectively arranged from the edge of the middle block, along the first coordinate of the second axis to the second coordinate of the second axis; and the left block is arranged in sequence; and the vacant position of the right block, at least one auxiliary bump is respectively arranged, wherein the first coordinate is not equal to the second coordinate.

依照本發明較佳實施例所述之積體電路之腳位配置方法以及使用其之內嵌式觸控顯示驅動積體電路,上述輔助凸塊的配置方法包括:在積體電路的鈍化保護層上,直接進行輔助凸塊的配置。在另一較佳實施例中,上述輔助凸塊的配置方法包括:在積體電路的對應該輔助凸塊之預設位置,設置預設輔助金屬;以及針對預設輔助金屬的區塊進行輔助凸塊的配置。According to the method for arranging pins of an integrated circuit and an in-cell touch display driving integrated circuit using the same, the method for arranging the auxiliary bumps includes: a passivation protection layer on the integrated circuit. , the configuration of the auxiliary bumps is performed directly. In another preferred embodiment, the above-mentioned method for arranging the auxiliary bumps includes: setting a preset auxiliary metal at a preset position of the integrated circuit corresponding to the auxiliary bump; and assisting the blocks of the preset auxiliary metal Bump configuration.

本發明的精神在於積體電路的腳位配置上,外引腳腳位採用類似梯形的下沉式引腳的排佈方式,也就是說,在積體電路左右區塊兩側的外引腳腳位配置是略低於中央區塊的外引腳腳位,使其呈類似梯形的排佈方式。藉由重疊資料扇出(data fanout)概念的方式,可讓面板的下邊緣縮小,且在積體電路左側區塊和右側區塊內的空置位置,設置輔助凸塊(Dummy Bump),讓黏合或綁定(bonding)上述積體電路時,可以不會因應力不均造成歪斜的不良情況。The spirit of the present invention is that in the pin configuration of the integrated circuit, the outer pins are arranged in a trapezoidal-like sinking pin arrangement, that is, the outer pins on the left and right blocks of the integrated circuit The pin configuration is slightly lower than the outer pins of the central block, making it a trapezoid-like arrangement. By overlapping the concept of data fanout, the lower edge of the panel can be reduced, and auxiliary bumps (Dummy Bump) are set in the vacant positions in the left and right blocks of the IC to allow bonding. Or when bonding the above-mentioned integrated circuit, the problem of skew caused by uneven stress can be avoided.

為讓本發明之上述和其他目的、特徵和優點能更明顯易懂,下文特舉較佳實施例,並配合所附圖式,作詳細說明如下。In order to make the above-mentioned and other objects, features and advantages of the present invention more clearly understood, preferred embodiments are hereinafter described in detail in conjunction with the accompanying drawings.

第2圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳(Outer Lead Bonding,OLB)腳位以及內引腳(Inner Lead Bonding,ILB)腳位的配置示意圖。請參考第2圖,此內嵌式觸控顯示驅動積體電路採用另一種設計方法,就是將外引腳腳位改成下沉式的方式。其中,此內嵌式觸控顯示驅動積體電路在X軸方向劃分為三個區塊,分別是一左側區塊201、一中間區塊202以及一右側區塊203。中間區塊202的外引腳腳位沿著X軸方向配置。左側區塊201與右側區塊203的外引腳腳位,分別是沿著Y軸的座標Y1到Y軸的座標Y2依序配置。故形成一個類似梯形的下沉式引腳的排佈方式。藉由重疊資料扇出概念的方式,可讓面板的下邊緣縮小。也就是說,外引腳腳位在中間區塊202沿著X軸方向延伸,而在左側區塊201和右側區塊203,外引腳腳位是由中間區塊202與左右區塊201、203兩側交界的邊緣處,以逐漸位移一即定距離的方式,朝向遠離交界邊緣處的方向延伸配置,故呈類似梯形的分佈。FIG. 2 shows the pins of Outer Lead Bonding (OLB) and Inner Lead Bonding (ILB) of the in-cell touch display driver IC according to a preferred embodiment of the present invention configuration diagram. Please refer to Figure 2, this in-cell touch display driver IC adopts another design method, which is to change the external pin position to a sinking type. The in-cell touch display driving IC is divided into three blocks in the X-axis direction, which are a left block 201 , a middle block 202 and a right block 203 respectively. The outer pins of the middle block 202 are arranged along the X-axis direction. The outer pin positions of the left block 201 and the right block 203 are respectively arranged in sequence along the Y-axis coordinate Y1 to the Y-axis coordinate Y2. Therefore, an arrangement of sinking pins similar to a trapezoid is formed. The lower edge of the panel can be reduced by the fan-out concept of overlapping data. That is to say, the outer pin position extends along the X-axis direction in the middle block 202, and in the left block 201 and the right block 203, the outer pin position is formed by the middle block 202, the left and right blocks 201, The edge of the junction on both sides of 203 is extended and arranged in a direction away from the edge of the junction in a way of gradually shifting a certain distance, so the distribution is similar to a trapezoid.

然而,此種下沉式引腳的排佈方式有可能讓外引腳腳位與內引腳腳位的黏合、綁定(bonding)的應力受力不均,而導致內嵌式觸控顯示驅動積體電路在黏合後出現外引腳的左或右側有傾斜的不良現象,最後造成顯示觸控驅動元件與面板貼合的良率不佳問題。However, the arrangement of the sunken pins may cause uneven stress in the bonding and bonding of the outer pin and the inner pin, which may lead to the in-cell touch display. After the driving integrated circuit is bonded, the left or right side of the outer pins is inclined, which leads to the problem of poor bonding yield between the display touch driving element and the panel.

第3圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳(OLB)腳位以及內引腳(ILB)腳位的配置示意圖。請參考第2圖以及第3圖,第2圖與第3圖的差異在於,第3圖的內嵌式觸控顯示驅動積體電路額外多了腳位301以及腳位302,此腳位301以及302分別是輔助凸塊(Dummy Bump)。在此實施例中,在左側區塊201以及右側區塊203的未形成外引腳腳位的空置位置或外引腳腳位與積體電路的長邊邊緣之間,分別安裝了三個輔助凸塊301、302。利用彈性調整輔助凸塊的大小以及數量來增加黏合、綁定時的支撐應力,藉此解決下沉式外引腳排佈的黏合應力分配不均勻的問題。由於輔助凸塊是輔助支撐用,故並不一定需要黏合,本發明不以此為限。FIG. 3 is a schematic diagram illustrating the configuration of the outer lead (OLB) pin and the inner lead (ILB) pin of the in-cell touch display driver IC according to a preferred embodiment of the present invention. Please refer to Figure 2 and Figure 3. The difference between Figure 2 and Figure 3 is that the in-cell touch display driver IC in Figure 3 has additional pins 301 and 302. This pin 301 And 302 are auxiliary bumps (Dummy Bump) respectively. In this embodiment, in the left block 201 and the right block 203 at the vacant position where no outer pin is formed or between the outer pin and the long edge of the integrated circuit, three auxiliary auxiliary devices are respectively installed. Bumps 301 , 302 . The size and quantity of the auxiliary bumps are adjusted elastically to increase the support stress during bonding and binding, thereby solving the problem of uneven distribution of bonding stress in the arrangement of the sunken outer pins. Since the auxiliary bump is used for auxiliary support, it does not necessarily need to be glued, and the present invention is not limited to this.

第4圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳(OLB)腳位以及內引腳(ILB)腳位的配置示意圖以及其橫切面圖。請參考第4圖,下半部圖式為上視圖中由虛線切面的剖面圖。一般內嵌式觸控顯示驅動積體電路在製造的過程中會透過鈍化保護光罩讓積體電路的鈍化保護層(Passivation Layer)開窗,如第4圖所示,目的是讓開窗位置的金屬與內嵌式觸控顯示驅動積體電路上面的腳位可以電性連接,藉此讓內嵌式觸控顯示驅動積體電路的訊號或電源可與外界環境互相連接。然而,為了解決黏合應力不均所增加的輔助凸塊,也要在內嵌式觸控顯示驅動積體電路製造時,讓鈍化保護光罩一起在輔助凸塊的位置開窗,造成若有不同位置的輔助凸塊之需求時,就必須重複俢改內嵌式觸控顯示驅動積體電路的鈍化保護光罩,如第5圖所示。第5圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。相較於上述第4圖實施例,第5圖實施例的輔助凸塊只有2個。由上述第4與第5圖的說明可知,由於不同的輔助凸塊設計,導致重新修改鈍化保護光罩的位置,因而造成內嵌式觸控顯示驅動積體電路的光罩改版次數增加,內嵌式觸控顯示驅動積體電路的製造成本也跟著增加。FIG. 4 is a schematic diagram of the configuration of the outer lead (OLB) pin and the inner lead (ILB) pin of the in-cell touch display driver IC according to a preferred embodiment of the present invention and a cross-sectional view thereof . Please refer to FIG. 4, the lower half is a cross-sectional view cut by the dotted line in the upper view. In general, the in-cell touch display driver IC will open the passivation layer (Passivation Layer) of the IC through the passivation protection mask during the manufacturing process, as shown in Figure 4, the purpose is to open the window position. The metal of the in-cell touch display driver IC can be electrically connected with the pins on the in-cell touch display driver IC, so that the signal or power supply of the in-cell touch display driver IC can be interconnected with the external environment. However, in order to solve the auxiliary bumps caused by the uneven adhesion stress, it is also necessary to let the passivation protection mask open windows at the positions of the auxiliary bumps when the in-cell touch display driver IC is manufactured. When the location of the auxiliary bump is required, the passivation protection mask of the in-cell touch display driver IC must be changed repeatedly, as shown in Figure 5. FIG. 5 is a schematic diagram of the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. Compared with the above-mentioned embodiment in FIG. 4 , there are only two auxiliary bumps in the embodiment in FIG. 5 . It can be seen from the description of the above-mentioned Figures 4 and 5 that due to the different auxiliary bump designs, the position of the passivation protection mask is re-modified, thus resulting in an increase in the number of revisions of the mask of the in-cell touch display driver IC. The manufacturing cost of the in-cell touch display driver IC also increases.

第6圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。請參考第6圖,在此實施例中,不論下沉式引腳的排佈方式與輔助凸塊的位置,除了正常焊墊需要在鈍化保護光罩開窗之外,其餘輔助凸塊所對應的光罩皆不讓它開窗,直接在封裝製程時,將輔助凸塊長在鈍化保護層所需的位置上,這樣就可達到彈性調整輔助凸塊之位置又不需重複俢改鈍化保護光罩的好處。因此,可以節省許多積體電路製造成本。也就是說,在此實施例中,輔助凸塊與積體電路的上層金屬是電性隔離的。FIG. 6 is a schematic diagram showing the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. Please refer to FIG. 6 , in this embodiment, regardless of the arrangement of the sinking pins and the position of the auxiliary bumps, except that the normal solder pads need to be opened in the passivation protection mask, the other auxiliary bumps correspond to The mask does not allow it to open the window, and directly in the packaging process, the auxiliary bump is grown on the position required by the passivation protection layer, so that the position of the auxiliary bump can be adjusted flexibly without repeating the passivation protection. The benefits of reticle. Therefore, many integrated circuit manufacturing costs can be saved. That is, in this embodiment, the auxiliary bump is electrically isolated from the upper metal of the integrated circuit.

上述實施例中,若輔助凸塊的數量變化時,本實施例的腳位配置圖如第7圖所示。第7圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。相較於上述第6圖實施例,第7圖實施例的輔助凸塊只有一個。In the above-mentioned embodiment, if the number of auxiliary bumps is changed, the pin layout diagram of this embodiment is as shown in FIG. 7 . FIG. 7 is a schematic diagram of the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. Compared with the above-mentioned embodiment in FIG. 6 , there is only one auxiliary bump in the embodiment in FIG. 7 .

在上述實施例中,上述的輔助凸塊也可以稱為輔助腳位,並且,上述的輔助凸塊的數量皆舉例為1~3個,設計位置分別例如是左下角與右下角。然而,本領域具有通常知識者應該可以知道,上述的輔助凸塊的數量與位置可以依照實際的設計與成本變換,故,只要是用於輔助支撐的凸塊或接腳,來解決應力分佈不均的問題,皆屬於本發明的範疇。另外,上述輔助凸塊的形狀皆為長方體,然本領域具有通常知識者應當知道,輔助凸塊的形狀也可以是圓形或其他規則或是不規則的形狀,故,本發明不限制輔助凸塊的形狀。In the above-mentioned embodiment, the above-mentioned auxiliary bumps may also be called auxiliary pins, and the number of the above-mentioned auxiliary bumps is exemplified as 1-3, and the design positions are, for example, the lower left corner and the lower right corner, respectively. However, those with ordinary knowledge in the art should know that the number and position of the above-mentioned auxiliary bumps can be changed according to the actual design and cost. Therefore, as long as the bumps or pins are used for auxiliary support, the problem of stress distribution can be solved. All problems belong to the scope of the present invention. In addition, the shapes of the above-mentioned auxiliary bumps are all rectangular parallelepipeds. However, those skilled in the art should know that the shape of the auxiliary bumps can also be circular or other regular or irregular shapes. Therefore, the present invention does not limit the auxiliary bumps. block shape.

第8圖繪示為本發明一較佳實施例的積體電路之腳位配置方法的流程圖。請參考第8圖,此積體電路之腳位配置方法包括下列步驟:FIG. 8 is a flow chart of a method for configuring pins of an integrated circuit according to a preferred embodiment of the present invention. Please refer to Figure 8, the pin assignment method of the integrated circuit includes the following steps:

步驟S800:開始。Step S800: Start.

步驟S801:將積體電路表面沿第一軸向劃分為中間區塊、左側區塊以及右側區塊。如上述實施例所述,在X軸方向,將積體電路區分成中間區塊、左側區塊以及右側區塊。Step S801: Divide the surface of the integrated circuit into a middle block, a left block and a right block along the first axis. As described in the above embodiment, in the X-axis direction, the integrated circuit is divided into a middle block, a left block and a right block.

步驟S802:將積體電路的外引腳腳位,由中間區塊與左右區塊兩側交界的邊緣,沿著第二軸向的第一座標到第二軸向的第二座標依序配置。如上述實施例所述,例如下沉式引腳的排佈方式。Step S802: Arrange the outer pins of the integrated circuit in sequence from the edge of the middle block and the border of the left and right blocks along the first coordinate of the second axis to the second coordinate of the second axis . As described in the above embodiments, for example, the arrangement of the sinking pins.

步驟S803:在左側區塊以及右側區塊內的空置位置,分別配置至少一個輔助凸塊。藉由輔助凸塊,減少傾斜發生率,達到應力平衡。Step S803: Disposing at least one auxiliary bump in the vacant position in the left block and the right block respectively. By means of auxiliary bumps, the incidence of tilt is reduced and the stress balance is achieved.

步驟S804:結束。Step S804: End.

綜上所述,本發明的精神在於在在腳位配置上,外引腳腳位採用類似梯形的下沉式引腳的排佈方式。藉由重疊資料扇出概念的方式,可讓面板的邊邊緣縮小,且在積體電路的空置位置,亦即外引腳腳位下沉後空出的位置上,設置輔助凸塊,讓黏合上述積體電路時,可以不會因應力不均造成歪斜的不良情況。To sum up, the spirit of the present invention is that, in terms of pin configuration, the outer pin pins are arranged in a trapezoidal-like sinking pin arrangement. By means of the fan-out concept of overlapping data, the edge of the panel can be reduced, and in the vacant position of the integrated circuit, that is, the position vacated after the outer pin is sunk, auxiliary bumps are arranged to allow bonding. In the case of the above-mentioned integrated circuit, the problem of distortion caused by uneven stress can be avoided.

在較佳實施例之詳細說明中所提出之具體實施例僅用以方便說明本發明之技術內容,而非將本發明狹義地限制於上述實施例,在不超出本發明之精神及以下申請專利範圍之情況,所做之種種變化實施,皆屬於本發明之範圍。因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。The specific embodiments proposed in the detailed description of the preferred embodiments are only used to facilitate the description of the technical content of the present invention, rather than restricting the present invention to the above-mentioned embodiments in a narrow sense, without exceeding the spirit of the present invention and applying for patents below The situation of the scope, the various changes and implementations made, all belong to the scope of the present invention. Therefore, the protection scope of the present invention should be determined by the scope of the appended patent application.

101:內引腳腳位 102:外引腳腳位 201:左側區塊 202:中間區塊 203:右側區塊 301、302:輔助凸塊 S801~S804:本發明實施例的積體電路之腳位配置方法的流程步驟101: Inner pin position 102: External pin position 201: Left block 202: Intermediate block 203: Right block 301, 302: Auxiliary bumps S801-S804: the process steps of the method for configuring the pins of the integrated circuit according to the embodiment of the present invention

第1圖繪示為先前技術的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖。 第2圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖。 第3圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖。 第4圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。 第5圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。 第6圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。 第7圖繪示為本發明一較佳實施例的內嵌式觸控顯示驅動積體電路的外引腳腳位以及內引腳腳位的配置示意圖以及其橫切面圖。 第8圖繪示為本發明一較佳實施例的積體電路之腳位配置方法的流程圖。 FIG. 1 is a schematic diagram showing the configuration of the external pins and the internal pins of the in-cell touch display driver IC of the prior art. FIG. 2 is a schematic diagram illustrating the configuration of the external pins and the internal pins of the in-cell touch display driver IC according to a preferred embodiment of the present invention. FIG. 3 is a schematic diagram illustrating the configuration of the outer pins and the inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention. FIG. 4 is a schematic diagram illustrating the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. FIG. 5 is a schematic diagram of the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. FIG. 6 is a schematic diagram showing the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. FIG. 7 is a schematic diagram of the configuration of the outer pins and inner pins of the in-cell touch display driving IC according to a preferred embodiment of the present invention, and a cross-sectional view thereof. FIG. 8 is a flow chart of a method for configuring pins of an integrated circuit according to a preferred embodiment of the present invention.

S801~S804:本發明實施例的積體電路之腳位配置方法的流程步驟 S801-S804: the process steps of the method for configuring the pins of the integrated circuit according to the embodiment of the present invention

Claims (10)

一種積體電路之腳位配置方法,其中,該積體電路用於驅動一顯示面板,此積體電路之腳位配置方法包括: 在該積體電路表面沿第一軸向劃分為中間區塊、左側區塊以及右側區塊; 將該積體電路的外引腳腳位,由中間區塊與左右區塊兩側交界的邊緣,沿著第二軸向的第一座標到第二軸向的第二座標依序配置;以及 在左側區塊以及右側區塊內,分別配置至少一個輔助凸塊, 其中,該第一座標不等於該第二座標。 A pin configuration method of an integrated circuit, wherein the integrated circuit is used to drive a display panel, and the pin configuration method of the integrated circuit includes: The surface of the integrated circuit is divided into a middle block, a left block and a right block along the first axis; The outer pins of the integrated circuit are sequentially arranged along the first coordinate of the second axis to the second coordinate of the second axis from the edge between the middle block and the two sides of the left and right blocks; and In the left block and the right block, at least one auxiliary bump is respectively arranged, Wherein, the first coordinate is not equal to the second coordinate. 如請求項第1項所記載之積體電路之腳位配置方法,其中,該輔助凸塊的配置方法,包括: 在該積體電路的鈍化保護層上,直接進行輔助凸塊的配置。 The method for arranging pins of an integrated circuit according to claim 1, wherein the method for arranging the auxiliary bumps includes: On the passivation protection layer of the integrated circuit, the auxiliary bumps are directly arranged. 如請求項第1項所記載之積體電路之腳位配置方法,其中,該輔助凸塊的配置方法,包括: 在該積體電路的對應該輔助凸塊之預設位置,設置預設輔助金屬;以及 針對預設輔助金屬的區塊進行輔助凸塊的配置。 The method for arranging pins of an integrated circuit according to claim 1, wherein the method for arranging the auxiliary bumps includes: setting a preset auxiliary metal at a preset position of the integrated circuit corresponding to the auxiliary bump; and The auxiliary bumps are configured for the blocks of the preset auxiliary metal. 如請求項第1項所記載之積體電路之腳位配置方法,其中,外引腳腳位在左右區塊的配置包括由與中央區塊交界邊緣處以逐漸位移一即定距離的方式朝向遠離交界邊緣處的方向配置。The method for arranging the pins of an integrated circuit according to claim 1, wherein the arrangement of the outer pins on the left and right blocks includes gradually shifting a certain distance away from the border edge of the central block. Orientation configuration at the junction edge. 如請求項第1項所記載之積體電路之腳位配置方法,其中,在左側區塊和右側區塊內之輔助凸塊位於外引腳腳位與積體電路的長邊邊緣之間。The method for arranging pins of an integrated circuit according to claim 1, wherein the auxiliary bumps in the left block and the right block are located between the outer pin pins and the long edge of the integrated circuit. 一種內嵌式觸控顯示驅動積體電路,用於驅動一顯示面板,包括: 多數個腳位; 一左側區塊,包括多個外引腳腳位; 一中間區塊,包括多個外引腳腳位,該中間區塊的該些外引腳腳位沿著第一軸向配置; 一右側區塊,包括多個外引腳腳位; 其中,該左側區塊以及該右側區塊的外引腳腳位,分別由中間區塊與左右區塊兩側交界的邊緣,沿著第二軸向的第一座標到第二軸向的第二座標依序配置;以及 在左側區塊以及右側區塊的空置位置,分別配置至少一個輔助凸塊, 其中,該第一座標不等於該第二座標。 An in-cell touch display driving integrated circuit for driving a display panel, comprising: multiple pins; A left block, including a plurality of external pins; a middle block including a plurality of outer pin positions, the outer pin positions of the middle block are arranged along the first axis; A right block, including a plurality of external pins; Wherein, the outer pin positions of the left block and the right block are respectively from the border between the middle block and the two sides of the left and right blocks, along the first coordinate of the second axis to the second axis of the second axis. The two coordinates are arranged in sequence; and At least one auxiliary bump is respectively arranged in the vacant position of the left block and the right block, Wherein, the first coordinate is not equal to the second coordinate. 如請求項第6項所記載之內嵌式觸控顯示驅動積體電路,其中,在該內嵌式觸控顯示驅動積體電路的鈍化保護層上,直接配置輔助凸塊。The in-cell touch display driving integrated circuit according to claim 6, wherein auxiliary bumps are directly arranged on the passivation protection layer of the in-cell touch display driving integrated circuit. 如請求項第6項所記載之內嵌式觸控顯示驅動積體電路,其中,在該內嵌式觸控顯示驅動積體電路的對應該輔助凸塊之預設位置,還包括輔助金屬。The in-cell touch display driving integrated circuit as recited in claim 6, wherein the in-cell touch display driving integrated circuit further includes auxiliary metals at the preset positions corresponding to the auxiliary bumps. 如請求項第6項所記載之內嵌式觸控顯示驅動積體電路,其中,外引腳腳位在左右區塊的配置包括由與中央區塊交界邊緣處以逐漸位移一即定距離的方式,朝向遠離交界邊緣處的方向配置。The in-cell touch display driving integrated circuit according to claim 6, wherein the arrangement of the outer pins on the left and right blocks includes gradually shifting a predetermined distance from the border edge with the central block , oriented away from the junction edge. 如請求項第6項所記載之內嵌式觸控顯示驅動積體電路之腳位配置方法,其中,在左側區塊和右側區塊內之輔助凸塊位於外引腳腳位與積體電路的長邊邊緣之間。The pin assignment method for an in-cell touch display driving integrated circuit as described in claim 6, wherein the auxiliary bumps in the left block and the right block are located between the outer pin pins and the integrated circuit between the long edges.
TW109140721A 2020-11-20 2020-11-20 Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same TWI758963B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW109140721A TWI758963B (en) 2020-11-20 2020-11-20 Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109140721A TWI758963B (en) 2020-11-20 2020-11-20 Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same

Publications (2)

Publication Number Publication Date
TWI758963B true TWI758963B (en) 2022-03-21
TW202221399A TW202221399A (en) 2022-06-01

Family

ID=81710774

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109140721A TWI758963B (en) 2020-11-20 2020-11-20 Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same

Country Status (1)

Country Link
TW (1) TWI758963B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867490B2 (en) * 2002-12-09 2005-03-15 Sharp Kabushiki Kaisha Semiconductor device
TW201839483A (en) * 2017-04-28 2018-11-01 友達光電股份有限公司 Display device and manufacturing method thereof
US20190304941A1 (en) * 2016-09-29 2019-10-03 Samsung Electronics Co., Ltd. Film-type semiconductor package and manufacturing method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867490B2 (en) * 2002-12-09 2005-03-15 Sharp Kabushiki Kaisha Semiconductor device
US20190304941A1 (en) * 2016-09-29 2019-10-03 Samsung Electronics Co., Ltd. Film-type semiconductor package and manufacturing method thereof
TW201839483A (en) * 2017-04-28 2018-11-01 友達光電股份有限公司 Display device and manufacturing method thereof

Also Published As

Publication number Publication date
TW202221399A (en) 2022-06-01

Similar Documents

Publication Publication Date Title
KR102481818B1 (en) Electronic component, electric device including the same
CN107564923B (en) Array substrate, preparation method thereof and flexible display device
CN111383554A (en) Display panel and display device
CN107479229A (en) Display device including display panel and method of manufacturing display device
CN109144320B (en) Display panel and display device
US20110006442A1 (en) Semiconductor chip, film substrate, and related semiconductor chip package
CN111292620A (en) A display panel, its manufacturing method, and display device
CN110286794B (en) Touch panel, touch module and touch display device
WO2020087819A1 (en) Display panel and display device
US20070195254A1 (en) Electronic device with uniform-resistance fan-out blocks
WO2017140055A1 (en) Substrate, chip on film, and electronic device
CN113140688B (en) Cover plate, display screen and electronic equipment
KR102769352B1 (en) Display device
WO2020118982A1 (en) Narrow-bezel touch display
CN105636340A (en) Flexible circuit board and display device
CN109860254A (en) Display panel, method for producing the same, and display device
CN109116649B (en) Display panel and display device
CN110853572A (en) Display panels and display devices
CN114967981A (en) Touch screen and touch device
CN105047088B (en) A kind of array base palte and wearable device
CN114255658B (en) Display panel and display device
US20190204977A1 (en) Display device
KR102388802B1 (en) Display device
TWI758963B (en) Bump disposed method for reducing border of flat panel display and touch and display driver integrated circuit using the same
CN111554202B (en) A display panel and display device