TWI634730B - Electronic discharge system - Google Patents
Electronic discharge system Download PDFInfo
- Publication number
- TWI634730B TWI634730B TW106108840A TW106108840A TWI634730B TW I634730 B TWI634730 B TW I634730B TW 106108840 A TW106108840 A TW 106108840A TW 106108840 A TW106108840 A TW 106108840A TW I634730 B TWI634730 B TW I634730B
- Authority
- TW
- Taiwan
- Prior art keywords
- node
- diode
- capacitor
- resistor
- anode
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 89
- 238000007599 discharging Methods 0.000 claims abstract description 33
- 230000003321 amplification Effects 0.000 claims abstract 4
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract 4
- 230000005669 field effect Effects 0.000 claims description 15
- 239000013078 crystal Substances 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Rectifiers (AREA)
Abstract
本發明提供一種電子放電系統，其主要包括一開關、一電容組、一橋式整流電路、一第一RC充放電阻、一第二RC充放電阻、一第一二極體、一第二二極體及一第二串接電阻，其主要係藉由於絕緣閘雙極電晶體之閘極與射極間並聯一個可變電阻，再藉由第二串接電阻電壓回授與參考電壓經減法器比較，放大後再經由比較器比較輸出為一脈波寬度可調變信號，再由可變電阻與絕緣閘雙極電晶體分壓，進而控制電容組的放電時間與放電量。 The invention provides an electronic discharge system, which mainly comprises a switch, a capacitor group, a bridge rectifier circuit, a first RC charging and discharging resistor, a second RC charging and discharging resistor, a first diode, a second two The pole body and a second series resistor are mainly caused by a variable resistor connected in parallel between the gate and the emitter of the insulated gate bipolar transistor, and then subtracted by the second series resistor voltage and the reference voltage. Comparing, after amplification, the comparator compares the output to a pulse width adjustable signal, and then divides the variable resistor and the insulating gate bipolar transistor to control the discharge time and discharge amount of the capacitor group.
Description
本發明係關於一種電子放電系統，特別係關於一種能夠控制電容放電時間、放電量之電子放電系統。 The present invention relates to an electronic discharge system, and more particularly to an electronic discharge system capable of controlling a discharge time and a discharge amount of a capacitor.
一般習知的電子放電系統，於靜態開關關閉時，電容便將殘存的電壓對橋式整流器供電，直到將電容之電能放完，如此一來，當下次靜態開關開啟時，便必須先對電容器充電，直到電容器充到一定電壓值時，才能夠正常驅動電路，進而造成啟動系統誤動作或不動作；為克服前述缺失，便急需一種能夠控制電子放電系統之電容放電時間、放電量的電子放電系統。 In a conventional electronic discharge system, when the static switch is turned off, the capacitor supplies the residual voltage to the bridge rectifier until the power of the capacitor is discharged. Thus, when the next static switch is turned on, the capacitor must be first applied. Charging, until the capacitor is charged to a certain voltage value, can drive the circuit normally, causing the startup system to malfunction or not operate; in order to overcome the above-mentioned shortcomings, an electronic discharge system capable of controlling the discharge time and discharge amount of the capacitor of the electronic discharge system is urgently needed. .
本發明提供一種電子放電系統，其主要目的係能夠控制電子放電系統之電容放電時間、放電量，以提升系統之功率因數。 The invention provides an electronic discharge system, the main purpose of which is to control the discharge time and discharge amount of the capacitor of the electronic discharge system to improve the power factor of the system.
為達前述目的，本發明電子放電系統，包括：一開關；一電容組，與該開關電性連接； 一橋式整流電路，與該電容組電性連接，該橋式整流電路其中一端連接於一第四節點，另一端連接一第五節點；一第一充放電阻，其中一端連接該第四節點；一第一充放電容，其中一端連接該第一充放電阻連接該第四節點之另一端，該第一充放電容之另一端連接一第六節點；一分壓電阻，其中一端連接該第六節點，另一端連接該第五節點；一第一齊納二極體，陽極連接該第五節點，陰極連接該第六節點；一第二充放電阻，其中一端連接該第四節點，另一端連接一第七節點；一第一串接電阻，其中一端連接該第七節點；一場效電晶體，閘極連接該第六節點，該場效電晶體之源極連接該第五節點，該場效電晶體之汲極連接該第一串接電阻連接該第七節點之另一端；一第二充放電容，其中一端連接該第七節點，另一端連接該第五節點；一第二齊納二極體，陽極連接該第五節點，陰極連接該第七節點；一可變電阻，其中一端連接該第五節點，另一端連接該第七節點，該可變電阻另具有一調整端；一第二串接電阻，其中一端連接該第四節點；一絕緣閘雙極電晶體，閘極連接該第七節點，該絕緣閘雙極電晶體之射極連接該第五節點，該絕緣閘雙極電晶體之集極連接該第二串接電阻連接該第四節點之另一端； 一減法器，具有一第一輸入端、一第二輸入端及一輸出端，該第一輸入端與該第二串接電阻連接，該第一輸入端係連接第二串接電阻與該第四節點連接之一端，該第二輸入端係電性連接一參考電壓；一放大器，具有一接收端及一放大端，該接收端與該減法器之該輸出端連接，使該放大器得接收該減法器輸出之定電流或定電壓，並透過該放大器將定電壓或定電流放大；以及一比較器，具有一正相輸入端、一反相輸入端及一訊號輸出端，該正相輸入端連接該放大器之該放大端，該反相輸入端連接一信號電壓，該訊號輸出端連接該調整端。 To achieve the foregoing objective, the electronic discharge system of the present invention comprises: a switch; a capacitor group electrically connected to the switch; a bridge rectifier circuit is electrically connected to the capacitor group, wherein one end of the bridge rectifier circuit is connected to a fourth node, and the other end is connected to a fifth node; a first charging and discharging resistor, one end of which is connected to the fourth node; a first charging and discharging capacitor, wherein one end is connected to the other end of the fourth charging and discharging resistor, and the other end of the first charging and discharging capacitor is connected to a sixth node; a voltage dividing resistor, wherein one end is connected to the first a six-node, the other end is connected to the fifth node; a first Zener diode, an anode connected to the fifth node, a cathode connected to the sixth node; a second charging and discharging resistor, one end of which is connected to the fourth node, and another One end is connected to a seventh node; a first series resistor, one end of which is connected to the seventh node; a potential transistor, the gate is connected to the sixth node, and the source of the field effect transistor is connected to the fifth node, The drain of the field effect transistor is connected to the other end of the seventh node connected to the seventh node; a second charging and discharging capacitor, wherein one end is connected to the seventh node, and the other end is connected to the fifth node; Nanodiode An anode is connected to the fifth node, and a cathode is connected to the seventh node; a variable resistor, wherein one end is connected to the fifth node, and the other end is connected to the seventh node, the variable resistor further has an adjustment end; and a second series connection a resistor, one end of which is connected to the fourth node; an insulated gate bipolar transistor, the gate is connected to the seventh node, and the emitter of the insulating gate bipolar transistor is connected to the fifth node, the insulating gate bipolar transistor Collecting the second series resistor to connect the other end of the fourth node; a subtractor having a first input end, a second input end and an output end, the first input end being connected to the second series resistor, the first input end being connected to the second series resistor and the first One end of the four-node connection, the second input is electrically connected to a reference voltage; an amplifier having a receiving end and an amplifying end, the receiving end being connected to the output end of the subtractor, so that the amplifier receives the a constant current or a constant voltage output by the subtractor, and amplifying the constant voltage or the constant current through the amplifier; and a comparator having a positive phase input terminal, an inverting input terminal and a signal output terminal, the positive phase input terminal Connected to the amplifier terminal of the amplifier, the inverting input terminal is connected to a signal voltage, and the signal output terminal is connected to the adjustment terminal.
由前述可知，本發明主要係藉由於該絕緣閘雙極電晶體之閘極與射極並聯一個該可變電阻，再藉由第二串接電阻電壓回授與參考電壓經減法器比較，放大後再經由比較器比較輸出為一脈波寬度可調變信號，再由可變電阻與絕緣閘雙極電晶體分壓，進而控制電容組的放電時間與放電量。 It can be seen from the foregoing that the present invention mainly utilizes the variable resistor in parallel with the gate and the emitter of the insulating gate bipolar transistor, and is further amplified by the second series resistor voltage feedback and the reference voltage by the subtractor. After that, the comparator compares the output to a pulse width adjustable signal, and then divides the variable resistor and the insulating gate bipolar transistor to control the discharge time and discharge amount of the capacitor group.
10‧‧‧開關 10‧‧‧ switch
20‧‧‧電容組 20‧‧‧Capacitor group
21‧‧‧第一電容 21‧‧‧First Capacitor
22‧‧‧第二電容 22‧‧‧second capacitor
23‧‧‧第三電容 23‧‧‧ third capacitor
30‧‧‧橋式整流電路 30‧‧‧Bridge rectifier circuit
31‧‧‧第一二極體 31‧‧‧First Diode
32‧‧‧第二二極體 32‧‧‧second diode
33‧‧‧第三二極體 33‧‧‧ Third diode
34‧‧‧第四二極體 34‧‧‧Fourth diode
35‧‧‧第五二極體 35‧‧‧ fifth diode
36‧‧‧第六二極體 36‧‧‧ sixth diode
40‧‧‧第一充放電阻 40‧‧‧First charge and discharge resistor
41‧‧‧第一充放電容 41‧‧‧First charge and discharge capacitor
50‧‧‧分壓電阻 50‧‧‧voltage resistor
60‧‧‧第一齊納二極體 60‧‧‧First Zener diode
61‧‧‧第二齊納二極體 61‧‧‧Second Zener diode
70‧‧‧第二充放電阻 70‧‧‧Second charge and discharge resistor
71‧‧‧第二充放電容 71‧‧‧Second charge and discharge capacitor
80‧‧‧第一串接電阻 80‧‧‧First series resistor
81‧‧‧第二串接電阻 81‧‧‧Second series resistor
90‧‧‧場效電晶體 90‧‧‧ Field Effect Crystal
91‧‧‧絕緣閘雙極電晶體 91‧‧‧Insulated gate bipolar transistor
92‧‧‧減法器 92‧‧‧Subtractor
921‧‧‧第一輸入端 921‧‧‧ first input
922‧‧‧第二輸入端 922‧‧‧second input
923‧‧‧輸出端 923‧‧‧output
93‧‧‧放大器 93‧‧‧Amplifier
931‧‧‧接收端 931‧‧‧ Receiver
932‧‧‧放大端 932‧‧‧Amplified end
94‧‧‧比較器 94‧‧‧ Comparator
941‧‧‧正相輸入端 941‧‧‧ positive phase input
942‧‧‧反相輸入端 942‧‧‧Inverting input
943‧‧‧訊號輸出端 943‧‧‧ signal output
A‧‧‧第一節點 A‧‧‧first node
B‧‧‧第二節點 B‧‧‧second node
C‧‧‧第三節點 C‧‧‧ third node
D‧‧‧第四節點 D‧‧‧ fourth node
E‧‧‧第五節點 E‧‧‧ fifth node
F‧‧‧第六節點 F‧‧‧ sixth node
G‧‧‧第七節點 G‧‧‧ seventh node
S‧‧‧電壓偵測裝置 S‧‧‧Voltage detection device
X‧‧‧可變電阻 X‧‧‧Variable resistor
X1‧‧‧調整端 X1‧‧‧ adjustment end
VRef‧‧‧參考電壓 V Ref ‧‧‧reference voltage
Vr‧‧‧信號電壓 V r ‧‧‧Signal voltage
圖1 為本發明電子放電系統之示意圖。 1 is a schematic view of an electronic discharge system of the present invention.
為使貴審查委員對本發明之目的、特徵及功效能夠有更進一步之瞭解與認識，以下茲請配合圖式簡單說明詳述如後：一種電子放電系統，如圖1所示，包括：一開關10，於本實施例中，該開關10連接一第一節點A、一第二節點B及一第三節點C； 一電容組20，與該開關10電性連接，該電容組20具有一第一電容21、一第二電容22及一第三電容23，該第一電容21之其中一端連接該第一節點A，該第一電容21之另一端連接該第二節點B，該第二電容22之其中一端連接該第一節點A，該第二電容22之另一端連接該第三節點C，該第三電容23之其中一端連接該第二節點B，該第三電容23之另一端連接該第三節點C；一橋式整流電路30，與該電容組20電性連接，於本實施例中，該橋式整流電路30包括六個二極體，六個該二極體為一第一二極體31、一第二二極體32、一第三二極體33、一第四二極體34、一第五二極體35、一第六二極體36，該第一二極體31之陽極串接該第二二極體32之陰極，該第三二極體33之陽極串接該第四二極體34之陰極，該第五二極體35之陽極串接該第六二極體36之陰極，該第一節點A連接該第一二極體31之陽極，該第二節點B連接該第三二極體33之陽極，該第三節點C連接該第五二極體35之陽極，該第一二極體31、該第三二極體33、該第五二極體35之陰極共同連接於一第四節點D，該第二二極體32、該第四二極體34、該第六二極體36之陽極共同連接一第五節點E；一第一充放電阻40，其中一端連接該第四節點D；一第一充放電容41，其中一端連接該第一充放電阻40與該第四節點D連接之另一端，該第一充放電容41之另一端連接一第六節點F；一分壓電阻50，其中一端連接該第六節點F，另一端連接該第五節點E；一第一齊納二極體60，陽極連接該第五節點E，陰極連接該第六節點F； 一第二充放電阻70，其中一端連接該第四節點D，另一端連接一第七節點G；一第一串接電阻80，其中一端連接該第七節點G；一場效電晶體90，該場效電晶體90之閘極連接該第六節點F，該場效電晶體90之源極連接該第五節點E，該場效電晶體90之汲極連接該第一串接電阻80與該第七節點G連接之另一端；一第二充放電容71，其中一端連接該第七節點G，另一端連接該第五節點E；一第二齊納二極體61，陽極連接該第五節點E，陰極連接該第七節點G；一可變電阻X，其中一端連接該第五節點E，另一端連接該第七節點G，該可變電阻X另具有一調整端X1；一第二串接電阻81，其中一端連接該第四節點D；一絕緣閘雙極電晶體91，該絕緣閘雙極電晶體91之閘極(Gate)連接該第七節點G，該絕緣閘雙極電晶體91之射極(Emitter)連接該第五節點E，該絕緣閘雙極電晶體91之集極(Collector)連接該第二串接電阻81與該第四節點D連接之另一端；一減法器92，具有一第一輸入端921、一第二輸入端922及一輸出端923，該第一輸入端921與該第二串接電阻81連接，該第一輸入端921係連接第二串接電阻81與該第四節點D連接之一端，該第二輸入端922係電性連接一參考電壓VRef； 一放大器93，具有一接收端931及一放大端932，該接收端931與該減法器92之該輸出端923連接，使該放大器93得接收該減法器92輸出之定電流或定電壓，並透過該放大器93將定電壓或定電流放大；一比較器94，具有一正相輸入端941、一反相輸入端942及一訊號輸出端943，該正相輸入端941連接該放大器93之該放大端932，該反相輸入端942連接一信號電壓Vr，於本實施例中，該信號電壓Vr為一鋸齒波，該訊號輸出端943連接該調整端X1；於本發明另一實施例中，該反相輸入端942連接該放大端932，該正相輸入端941連接該信號電壓Vr。 In order to enable your review committee to have a better understanding and understanding of the purpose, features and effects of the present invention, please refer to the following for a brief description of the following: an electronic discharge system, as shown in Figure 1, including: a switch 10, in the embodiment, the switch 10 is connected to a first node A, a second node B and a third node C; a capacitor group 20 is electrically connected to the switch 10, and the capacitor group 20 has a first a capacitor 21, a second capacitor 22, and a third capacitor 23, one end of the first capacitor 21 is connected to the first node A, and the other end of the first capacitor 21 is connected to the second node B, the second capacitor One end of the second capacitor 22 is connected to the first node A, and the other end of the second capacitor 22 is connected to the second node C. One end of the third capacitor 23 is connected to the second node B, and the other end of the third capacitor 23 is connected. The third node C; a bridge rectifier circuit 30 is electrically connected to the capacitor group 20. In this embodiment, the bridge rectifier circuit 30 includes six diodes, and the two diodes are first. a diode 31, a second diode 32, a third diode 33, and a fourth a pole body 34, a fifth diode 35, a sixth diode 36, an anode of the first diode 31 is connected in series with a cathode of the second diode 32, and an anode of the third diode 33 Connected to the cathode of the fourth diode 34, the anode of the fifth diode 35 is connected in series with the cathode of the sixth diode 36, and the first node A is connected to the anode of the first diode 31. The second node B is connected to the anode of the third diode 33, and the third node C is connected to the anode of the fifth diode 35. The first diode 31, the third diode 33, and the fifth The cathodes of the diodes 35 are connected in common to a fourth node D, and the anodes of the second diodes 32, the fourth diodes 34, and the sixth diodes 36 are connected to a fifth node E; a charging and discharging resistor 40, wherein one end is connected to the fourth node D; a first charging and discharging capacitor 41, one end of which is connected to the other end of the first charging and discharging resistor 40 and the fourth node D, the first charging and discharging capacitor The other end of the 41 is connected to a sixth node F; a voltage dividing resistor 50, one end of which is connected to the sixth node F, the other end is connected to the fifth node E; a first Zener diode 60, an anode connection a fifth node E, a cathode connected to the sixth node F; a second charging and discharging resistor 70, one end of which is connected to the fourth node D, the other end is connected to a seventh node G; a first series resistor 80, one end of which is connected The seventh node G; a field transistor 90, the gate of the field effect transistor 90 is connected to the sixth node F, and the source of the field effect transistor 90 is connected to the fifth node E, the field effect transistor 90 The other end is connected to the other end of the first series connection resistor 80 and the seventh node G; a second charging and discharging capacitor 71, one end of which is connected to the seventh node G, and the other end is connected to the fifth node E; a second Zener diode 61, an anode connected to the fifth node E, a cathode connected to the seventh node G; a variable resistor X, one end of which is connected to the fifth node E, and the other end is connected to the seventh node G, the The variable resistor X further has an adjusting end X1; a second series resistor 81, one end of which is connected to the fourth node D; an insulating gate bipolar transistor 91, the gate of the insulating gate bipolar transistor 91 (Gate) Connecting the seventh node G, an emitter of the insulating gate bipolar transistor 91 is connected to the fifth node E. A collector of the edge gate bipolar transistor 91 is connected to the other end of the second series resistor 81 connected to the fourth node D. A subtractor 92 has a first input end 921 and a second input end. 922 and an output end 923, the first input end 921 is connected to the second series resistor 81, the first input end 921 is connected to the second series resistor 81 and the fourth node D is connected to one end, the second The input terminal 922 is electrically connected to a reference voltage V Ref ; an amplifier 93 has a receiving end 931 and an amplifying end 932 , and the receiving end 931 is connected to the output end 923 of the subtractor 92 to enable the amplifier 93 to receive The subtractor 92 outputs a constant current or a constant voltage, and amplifies the constant voltage or the constant current through the amplifier 93. A comparator 94 has a positive phase input terminal 941, an inverting input terminal 942 and a signal output terminal 943. The positive phase input terminal 941 is connected to the amplifying terminal 932 of the amplifier 93. The inverting input terminal 942 is connected to a signal voltage Vr . In this embodiment, the signal voltage Vr is a sawtooth wave, and the signal output terminal is 943 is connected to the adjustment end X1; in another embodiment of the present invention, the Amplifying an input terminal 942 connected to the terminal 932, the positive-phase signal input terminal 941 connected to the voltage V r.
較佳的，另包括一電壓偵測裝置S，該電壓偵測裝置S係電性連接於該第四節點D，該電壓偵測裝置S用以偵測第四節點D之電壓並同時降低電壓。 Preferably, the voltage detecting device S is electrically connected to the fourth node D, and the voltage detecting device S is configured to detect the voltage of the fourth node D and simultaneously reduce the voltage. .
以上為本發明電子放電系統主要構件及結構組態，至於本發明實施例的使用方式及功效詳述如下，並請參酌圖1：當該開關10導通時三相交流電源經由該開關10對該電容組20充電，同時也對該橋式整流電路30供電，輸出之直流電會經過該第一充放電阻40、該第一充放電容41，並慢慢的對該第一充放電容41充電，直到達到該場效電晶體90所需之導通電壓後，該場效電晶體90即導通，電流則流經該第二充放電阻70、該第一串接電阻80、該場效電晶體90再回到該第五節點E，以形成迴路，由於該第二充放電阻70之電阻值很小，導致該場效電晶體90之汲極電壓幾乎接近零，也使得該絕緣閘雙極電晶體91截止，因此該第二串接電阻81沒有電流經過，而無法消耗該電容組20之功率；當該開關10關閉時，該電容組20之電容便開始對該橋式整流電路30放電，輸出之直流電會經過該第一充放電阻40、該第一充放電容41，並慢慢 的對該第一充放電容41充電，直到該第一充放電容41充飽時，便形成開路，該場效電晶體90無法充足所需觸發電壓則無法導通，所以電流便流經該第二充放電阻70、該第二充放電容71再回到該第五節點E，形成迴路，直到充電至所需電壓後，該絕緣閘雙極電晶體91則開始導通，此時該第二串接電阻81會有電流經過，同時也消耗該電容組20之功率；最後，當該電容組20之電量消耗至無法使該絕緣閘雙極電晶體91導通時，該絕緣閘雙極電晶體91便截止；值得一提的是，使用者能夠藉由調整該可變電阻X之電阻值，以控制該絕緣閘雙極電晶體91截止在該電容組20位於不同電壓時，具體的說明，該可變電阻X係用以與該絕緣閘雙極電晶體91分壓，當該可變電阻X之電阻值愈大時，該可變電阻X之分壓愈大，該絕緣閘雙極電晶體91便能夠提前導通，使該電容組20之放電時間愈長，該絕緣閘雙極電晶體91便截止於電容組20電壓較小的情況下；反之，當該可變電阻X之電阻值愈小時，該可變電阻X之分壓愈小，該絕緣閘雙極電晶體91便需要較長時間始能導通，使該電容組20之放電時間愈短，該絕緣閘雙極電晶體91便截止於電容組20電壓較大的情況下，如此一來，便能夠控制該電容組20的放電時間與放電量。 The above is the main component and structure configuration of the electronic discharge system of the present invention. The usage mode and the function of the embodiment of the present invention are as follows, and please refer to FIG. 1: when the switch 10 is turned on, the three-phase AC power supply is connected to the three-phase AC power supply via the switch 10 The capacitor group 20 is charged, and the bridge rectifier circuit 30 is also powered. The output DC power passes through the first charging and discharging resistor 40, the first charging and discharging capacitor 41, and slowly charges the first charging and discharging capacitor 41. After the on-voltage required for the field effect transistor 90 is reached, the field effect transistor 90 is turned on, and the current flows through the second charging and discharging resistor 70, the first series resistor 80, and the field effect transistor. 90 returns to the fifth node E to form a loop. Since the resistance value of the second charging and discharging resistor 70 is small, the gate voltage of the field effect transistor 90 is almost zero, and the insulating gate bipolar is also caused. The transistor 91 is turned off, so that the second series resistor 81 has no current passing, and cannot consume the power of the capacitor group 20; when the switch 10 is turned off, the capacitor of the capacitor group 20 begins to discharge the bridge rectifier circuit 30. , the output DC power will pass the first Charge and discharge resistor 40, the first charge and discharge capacitor 41, and slowly The first charging and discharging capacitor 41 is charged until the first charging and discharging capacitor 41 is fully charged, and an open circuit is formed. The field effect transistor 90 cannot be turned on and the required trigger voltage is not turned on, so the current flows through the first The second charging and discharging resistor 70, the second charging and discharging capacitor 71 returns to the fifth node E to form a loop, and after charging to the required voltage, the insulating gate bipolar transistor 91 starts to conduct, and the second The series resistor 81 has a current passing through, and also consumes the power of the capacitor group 20; finally, when the power of the capacitor group 20 is consumed until the insulating gate bipolar transistor 91 cannot be turned on, the insulating gate bipolar transistor 91 is cut off; it is worth mentioning that the user can adjust the resistance value of the variable resistor X to control the insulation gate bipolar transistor 91 to be cut off when the capacitor group 20 is at different voltages. The variable resistor X is used to divide the voltage with the insulating gate bipolar transistor 91. When the resistance value of the variable resistor X is larger, the voltage divider of the variable resistor X is larger, and the insulating gate is bipolar. The crystal 91 can be turned on in advance, so that the discharge time of the capacitor group 20 is longer. The insulating gate bipolar transistor 91 is cut off when the voltage of the capacitor group 20 is small; conversely, when the resistance value of the variable resistor X is smaller, the voltage divider of the variable resistor X is smaller, and the insulating gate is smaller. The bipolar transistor 91 needs to be turned on for a long time, so that the discharge time of the capacitor group 20 is shorter, and the insulating gate bipolar transistor 91 is cut off when the voltage of the capacitor group 20 is large, so that The discharge time and discharge amount of the capacitor group 20 can be controlled.
更甚者，本發明藉由該減法器92、放大器93及該比較器94之配合，可以測量出該可變電阻X因應不同放電時間之適當大小值，可免於使用試誤法(trial-and-error)嘗試該可變電阻X之適當大小值，進而大幅提升其操作方便性及正確性，詳細運作原理敘述如下；使用者可藉由測量該電容組20殘存之電壓值(VC)，該第一電容21、該第二電容22及該第三電容23之總電容量(CT)，便可藉由W=1/2 CT VC 2之公 式計算出總電能(焦耳)，亦等於該第二串接電阻81之消耗總電能(焦耳)，而該第二串接電阻81之總電能可由W=(VR 2/R)t之公式求得，又前述公式中之VR值係由該可變電阻X控制者，因此可藉由總電能之等式求出所需電壓，進而得出該可變電阻X因應不同放電時間之適當大小值。 Moreover, the present invention can measure the appropriate size of the variable resistor X according to different discharge times by the combination of the subtractor 92, the amplifier 93 and the comparator 94, and is free from trial and error (trial- And-error) Try the appropriate size value of the variable resistor X, thereby greatly improving the convenience and correctness of the operation. The detailed operation principle is as follows; the user can measure the residual voltage value (V C ) of the capacitor group 20 by measuring the voltage value (V C ) The total capacitance (C T ) of the first capacitor 21, the second capacitor 22, and the third capacitor 23 can be calculated by the formula of W=1/2 C T V C 2 (Joule) , which is also equal to the total power consumption (Joules) consumed by the second series resistor 81, and the total power of the second series resistor 81 can be obtained by the formula of W=(V R 2 /R)t, and in the foregoing formula The value of V R is controlled by the variable resistor X. Therefore, the required voltage can be obtained by the equation of total electric energy, and the appropriate magnitude of the variable resistor X for different discharge times can be obtained.
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW106108840A TWI634730B (en) | 2017-03-17 | 2017-03-17 | Electronic discharge system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW106108840A TWI634730B (en) | 2017-03-17 | 2017-03-17 | Electronic discharge system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI634730B true TWI634730B (en) | 2018-09-01 |
| TW201836255A TW201836255A (en) | 2018-10-01 |
Family
ID=64452657
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW106108840A TWI634730B (en) | 2017-03-17 | 2017-03-17 | Electronic discharge system |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI634730B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115877309A (en) * | 2023-02-07 | 2023-03-31 | 广东电网有限责任公司 | Multi-selection CT polarity test circuit and device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030193318A1 (en) * | 2002-04-15 | 2003-10-16 | Fujitsu Limited | Method for predicting remaining charge of portable electronics battery |
| US20110260692A1 (en) * | 2010-04-22 | 2011-10-27 | Hung-Liang Chou | Estimation Method for Residual Discharging Time of Batteries |
| CN103748734A (en) * | 2011-08-19 | 2014-04-23 | 日本碍子株式会社 | Method of controlling storage battery, apparatus for controlling storage battery, and electric power control system |
| TWI481153B (en) * | 2011-11-17 | 2015-04-11 | 財團法人工業技術研究院 | Battery pack and method for controlling charging and discharging of battery pack by thermoelectric characteristics thereof |
| TWI560968B (en) * | 2015-10-13 | 2016-12-01 | Ind Tech Res Inst | Polyphase power dispatching system and method |
-
2017
- 2017-03-17 TW TW106108840A patent/TWI634730B/en not_active IP Right Cessation
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030193318A1 (en) * | 2002-04-15 | 2003-10-16 | Fujitsu Limited | Method for predicting remaining charge of portable electronics battery |
| US20110260692A1 (en) * | 2010-04-22 | 2011-10-27 | Hung-Liang Chou | Estimation Method for Residual Discharging Time of Batteries |
| CN103748734A (en) * | 2011-08-19 | 2014-04-23 | 日本碍子株式会社 | Method of controlling storage battery, apparatus for controlling storage battery, and electric power control system |
| TWI481153B (en) * | 2011-11-17 | 2015-04-11 | 財團法人工業技術研究院 | Battery pack and method for controlling charging and discharging of battery pack by thermoelectric characteristics thereof |
| TWI560968B (en) * | 2015-10-13 | 2016-12-01 | Ind Tech Res Inst | Polyphase power dispatching system and method |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115877309A (en) * | 2023-02-07 | 2023-03-31 | 广东电网有限责任公司 | Multi-selection CT polarity test circuit and device |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201836255A (en) | 2018-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8379423B2 (en) | Power factor correction circuit and driving method thereof | |
| CN103091562A (en) | Capacitance capacity measurement circuit | |
| CN104620482B (en) | Driving device for insulated gate type semiconductor element | |
| JP5958317B2 (en) | Overcurrent detection device and semiconductor drive device including the same | |
| US10447157B2 (en) | Synchronous sensing of inductor current in a buck converter control circuit | |
| TWI550280B (en) | Zero current detector and dc-dc converter | |
| JP6202970B2 (en) | Inrush current prevention circuit and power supply device | |
| CN100479310C (en) | Switching power supply apparatus | |
| US20190148962A1 (en) | Alternating-current voltage detection circuit | |
| JP2019013076A (en) | Switching power supply control circuit | |
| CN112271764B (en) | Overcurrent detection circuit and battery protection device | |
| CN112462127A (en) | Surge current testing device | |
| TWI550379B (en) | Switching regulator with ripple-based control and method for switching regulator with ripple-based control | |
| JP6230561B2 (en) | Power circuit for driving creeping discharge elements | |
| JP2012060873A (en) | High side controller capable of sensing input voltage and output voltage of power conversion circuit | |
| US9166468B2 (en) | Voltage regulator circuit with soft-start function | |
| TWI634730B (en) | Electronic discharge system | |
| US20170146571A1 (en) | Method and apparatus for measuring average inductor current delivered to a load | |
| TWI511608B (en) | Light emitting system and its optical power control device | |
| JP6353142B2 (en) | Power circuit for driving creeping discharge elements | |
| JP2016189666A (en) | Power supply circuit for driving surface discharge element | |
| CN209248373U (en) | Compensating circuit, circuit board and power supply equipment | |
| WO2016203234A1 (en) | Voltage regulators | |
| JP5819227B2 (en) | Excitation circuit of electromagnetic flow meter | |
| KR101171597B1 (en) | Apparatus of detecting zero-inductor-current for switching type voltage converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |