TWI618152B - Ammonia-containing plasma nitridation of a layer of a three-dimensional structure on a substrate - Google Patents
Ammonia-containing plasma nitridation of a layer of a three-dimensional structure on a substrate Download PDFInfo
- Publication number
- TWI618152B TWI618152B TW103107659A TW103107659A TWI618152B TW I618152 B TWI618152 B TW I618152B TW 103107659 A TW103107659 A TW 103107659A TW 103107659 A TW103107659 A TW 103107659A TW I618152 B TWI618152 B TW I618152B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- substrate
- plasma
- nitrogen
- ammonia
- Prior art date
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H10P14/6332—
-
- H10D64/01344—
-
- H10P14/6316—
-
- H10P14/6319—
-
- H10P14/6526—
-
- H10P14/6532—
-
- H10P72/0436—
-
- H10P72/72—
-
- H10P72/7612—
-
- H10P72/7616—
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Formation Of Insulating Films (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Memories (AREA)
- Chemical Vapour Deposition (AREA)
- Plasma Technology (AREA)
Abstract
本文提供形成含氮層的方法和設備。在一些實施例中,方法包括把基板放到處理腔室的基板支撐件上,基板具有第一層設置於上;加熱基板達第一溫度;及使第一層暴露於RF電漿,RF電漿由包含氨(NH3)的製程氣體所形成,以將第一層轉化成含氮層,其中電漿具有小於約8eV的離子能量。 Methods and apparatus for forming a nitrogen containing layer are provided herein. In some embodiments, the method includes placing a substrate onto a substrate support of a processing chamber, the substrate having a first layer disposed thereon; heating the substrate to a first temperature; and exposing the first layer to RF plasma, RF power the slurry is formed by comprising ammonia (NH 3) a process gas to the nitrogen-containing layer is converted into the first layer, wherein less than about 8eV plasma ion energy.
Description
本發明的實施例大體係關於半導體處理,且更特別係關於形成含氮層的方法。 Embodiments of the Invention The large system relates to semiconductor processing, and more particularly to methods of forming nitrogen-containing layers.
諸如動態隨機存取記憶體(DRAM)、邏輯裝置等半導體裝置的縮放受限於閘極漏電流(Jg)。例如,當縮放閘極介電層的厚度時,通道與電晶體裝置的閘極間可能造成漏電,導致裝置失效。將氮併入閘極介電層,可減少閘極漏電流。例如,32奈米(nm)節點處的閘極介電層可包含氮氧化矽(SiON),其中存有氮可減少裝置中的閘極漏電流。 The scaling of semiconductor devices such as dynamic random access memory (DRAM), logic devices, etc. is limited by the gate leakage current (J g ). For example, when the thickness of the gate dielectric layer is scaled, leakage may occur between the channel and the gate of the transistor device, causing device failure. Incorporating nitrogen into the gate dielectric layer reduces gate leakage current. For example, a gate dielectric layer at a 32 nm (nm) node can include bismuth oxynitride (SiON), where the presence of nitrogen can reduce gate leakage current in the device.
通常,利用電漿氮化製程,將氮併入閘極介電層,電漿氮化製程可減少閘極漏電流,但會犧牲其他預定性質,例如平帶電壓(Vfb)、臨限電壓(Vt)和遷移率。例如,增加閘極介電層中的氮含量將不當提高Vt及過度降低遷移率。另外,在典型處理條件下,氧會自閘極介電層擴散,因而進一步降低裝置性能,例如降低閘極介電層的介電性質所致。 Typically, a plasma nitridation process is used to incorporate nitrogen into the gate dielectric layer. The plasma nitridation process reduces gate leakage current, but sacrifices other predetermined properties, such as flat band voltage (V fb ), threshold voltage. (V t ) and mobility. For example, increasing the nitrogen content in the gate dielectric will increase V t inappropriate and excessive decrease in mobility. In addition, under typical processing conditions, oxygen diffuses from the gate dielectric layer, thereby further reducing device performance, such as reducing the dielectric properties of the gate dielectric layer.
另外,氮化半導體晶圓上的介電層以用於半導體結構涉及利用電漿氮化或熱氮化,將氮添加至平面半導體結構。然使用諸如FinFET裝置等3維(3D)半導體結構需使氮化層盤繞3D半導體結構周圍,且併入3D半導體結構頂表面的氮量實質等於併入3D半導體結構側壁下方的氮量,此在此稱作共形性。共形性可計算成氮隨往3D半導體結構側壁下方的深度下降的百分比。 Additionally, the dielectric layer on the nitrided semiconductor wafer for use in the semiconductor structure involves the addition of nitrogen to the planar semiconductor structure using plasma nitridation or thermal nitridation. However, the use of a 3-dimensional (3D) semiconductor structure such as a FinFET device requires that the nitride layer be wound around the 3D semiconductor structure, and the amount of nitrogen incorporated into the top surface of the 3D semiconductor structure is substantially equal to the amount of nitrogen incorporated under the sidewall of the 3D semiconductor structure, This is called conformality. The conformality can be calculated as the percentage of nitrogen falling along the depth below the sidewall of the 3D semiconductor structure.
一形成氮化層的方法為使用氨(NH3)進行熱氮化。雖然使用氨(NH3)進行熱氮化可提供適當的共形性,但此製程無法於介電層頂表面提供預定氮分佈。另一形成氮化層的方法為使用由氮氣(N2)形成的離子進行感應耦合電漿氮化。雖然此方式可於介電膜內提供預定氮分佈,但所得共形性並不適當。儘管又一遠端電漿氮化方法可提供適當的共形性,但此製程需要超過約600℃至約1000℃的溫度,以致過度及不當增厚閘極堆疊中的氧化層。 A method of forming a nitride layer is thermal nitridation using ammonia (NH 3 ). Although the use of ammonia (NH 3) may be provided for proper thermal nitridation conformality, but this process can not provide a predetermined distribution of nitrogen in the top surface of the dielectric layer. Another method of forming a nitride layer is inductively coupled plasma nitridation using ions formed of nitrogen (N 2 ). While this approach provides a predetermined nitrogen distribution within the dielectric film, the resulting conformality is not appropriate. While yet another far end plasma nitridation process can provide suitable conformality, this process requires temperatures in excess of about 600 ° C to about 1000 ° C to excessively and improperly thicken the oxide layer in the gate stack.
因此,本發明提供形成含氮層的方法,且含氮層具有改善的共形性。 Accordingly, the present invention provides a method of forming a nitrogen-containing layer, and the nitrogen-containing layer has improved conformality.
本文提供形成含氮層的方法和設備。在一些實施例中,方法包括把基板放到處理腔室的基板支撐件上,基板具有第一層設置於上;加熱基板達第一溫度;及使第一層暴露於射頻(RF)電漿,RF電漿由包含氨(NH3)的製程氣體所形成,以將第一層轉化成含氮層,其中電漿具有小於約8eV的離子能量。 Methods and apparatus for forming a nitrogen containing layer are provided herein. In some embodiments, the method includes placing a substrate onto a substrate support of a processing chamber, the substrate having a first layer disposed thereon; heating the substrate to a first temperature; and exposing the first layer to radio frequency (RF) plasma , is formed by the RF plasma containing ammonia (NH 3) a process gas to the nitrogen-containing layer is converted into the first layer, wherein less than about 8eV plasma ion energy.
在一些實施例中,形成含氮層的方法包括把基板放到處理腔室的基板支撐件上,基板具有第一層設置於上,其中第一層係3維結構;加熱基板達約250℃至約500℃的第一溫度;及使第一層暴露於RF電漿,RF電漿由包含氨(NH3)的製程氣體所形成,以將第一層轉化成含氮層,其中製程氣體按總氣體流量計為包含約0.5%至約99.5%的氨(NH3),且剩餘部分為稀有氣體,其中電漿具有小於約8eV的離子能量。 In some embodiments, a method of forming a nitrogen-containing layer includes placing a substrate onto a substrate support of a processing chamber, the substrate having a first layer disposed thereon, wherein the first layer is a 3-dimensional structure; and heating the substrate to a temperature of about 250 ° C a first temperature to about 500 ° C; and exposing the first layer to RF plasma, the RF plasma being formed from a process gas comprising ammonia (NH 3 ) to convert the first layer into a nitrogen-containing layer, wherein the process gas ammonia (NH 3) the total gas flow meter comprising from about 0.5% to about 99.5%, and the remainder being a rare gas, wherein plasma having an ion energy of less than about 8eV.
以上概略摘要不擬限定本發明的範圍。本發明的其他和進一步實施例將描述於後。 The above summary is not intended to limit the scope of the invention. Other and further embodiments of the invention are described below.
102、104、106‧‧‧步驟 102, 104, 106 ‧ ‧ steps
110‧‧‧方法 110‧‧‧Method
200‧‧‧半導體裝置 200‧‧‧Semiconductor device
202‧‧‧基板 202‧‧‧Substrate
204‧‧‧第一層 204‧‧‧ first floor
206‧‧‧電漿 206‧‧‧ Plasma
208‧‧‧含氮層 208‧‧‧Nitrogen-containing layer
210‧‧‧頂表面 210‧‧‧ top surface
214‧‧‧側壁 214‧‧‧ side wall
300‧‧‧反應器 300‧‧‧reactor
304‧‧‧功率分配器 304‧‧‧Power splitter
310‧‧‧腔室 310‧‧‧ chamber
312‧‧‧天線 312‧‧‧Antenna
312A、312B‧‧‧線圈 312 A , 312 B ‧‧‧ coil
314‧‧‧基板 314‧‧‧Substrate
316‧‧‧支撐件 316‧‧‧Support
317‧‧‧夾持裝置 317‧‧‧Clamping device
318‧‧‧RF電源 318‧‧‧RF power supply
319、324‧‧‧匹配網路 319, 324‧‧‧ matching network
320‧‧‧天花板 320‧‧‧ ceiling
321‧‧‧加熱器 321‧‧‧heater
322‧‧‧偏壓源 322‧‧‧ bias source
323‧‧‧燈具 323‧‧‧Lamps
325‧‧‧支腳 325‧‧‧ feet
326‧‧‧入口 326‧‧‧ entrance
327‧‧‧離子-自由基屏蔽 327‧‧‧Ion-free radical shielding
329‧‧‧口孔 329‧‧‧ mouth
330‧‧‧腔壁 330‧‧‧ cavity wall
331‧‧‧平板 331‧‧‧ tablet
334‧‧‧電氣接地 334‧‧‧Electrical grounding
336‧‧‧真空泵 336‧‧‧vacuum pump
338‧‧‧氣體面板 338‧‧‧ gas panel
340‧‧‧控制器 340‧‧‧ Controller
342‧‧‧記憶體 342‧‧‧ memory
344‧‧‧CPU 344‧‧‧CPU
346‧‧‧支援電路 346‧‧‧Support circuit
348‧‧‧氣源 348‧‧‧ gas source
349‧‧‧導管 349‧‧‧ catheter
350‧‧‧氣態混合物 350‧‧‧Gaseous mixture
355‧‧‧電漿 355‧‧‧ Plasma
362‧‧‧節流閥 362‧‧‧ throttle valve
378、380‧‧‧處理容積 378, 380‧‧ ‧ treatment volume
402、404‧‧‧區域 402, 404‧‧‧ area
406‧‧‧接地網格 406‧‧‧ Grounding Grid
408‧‧‧伸縮管 408‧‧‧ telescopic tube
410‧‧‧運動組件 410‧‧‧Sports components
412‧‧‧電源 412‧‧‧Power supply
416‧‧‧表面 416‧‧‧ surface
為讓本發明的上述概要特徵更明顯易懂,可配合參考實施例說明,部分實施例乃圖示在附圖。然應注意所附圖式僅說明本發明典型實施例,故不宜視為限定本發明範圍,因為本發明可接納其他等效實施例。 In order to make the above summary of the present invention more obvious and understood, the description may be made in conjunction with the reference embodiments. It is to be understood that the appended claims are not intended to
第1圖係圖示根據本發明一些實施例,形成含氮層的方法流程圖。 1 is a flow chart showing a method of forming a nitrogen-containing layer in accordance with some embodiments of the present invention.
第2A圖至第2C圖圖示根據本發明一些實施例,製造閘極介電層的階段。 2A through 2C illustrate stages in which a gate dielectric layer is fabricated in accordance with some embodiments of the present invention.
第3圖圖示根據本發明一些實施例,適用的電漿氮化反應器。 Figure 3 illustrates a suitable plasma nitriding reactor in accordance with some embodiments of the present invention.
第4圖圖示根據本發明一些實施例,適合用於電漿氮化反應器的基板支撐件。 Figure 4 illustrates a substrate support suitable for use in a plasma nitriding reactor, in accordance with some embodiments of the present invention.
為助於理解,盡可能以相同的元件符號代表各圖中共同的相仿元件。為簡化說明,圖式並未按比例繪製。應理 解某一實施例的元件和特徵結構當可有利地併入其他實施例,在此不再贅述。 To facilitate understanding, the same reference numerals are used to represent common elements in the figures. To simplify the description, the drawings are not drawn to scale. Reasonable The elements and features of an embodiment are advantageously incorporated in other embodiments and are not described herein.
本文提供形成含氮層的方法和設備。本發明的方法和設備有利於如藉由協助提高氮含量而改善目標層(例如第一層)的氮化,及改善目標層與另一裝置層(例如多晶矽閘極)間界面的氧持留性。本發明的方法和設備亦有利於改善氮化介電膜於3D半導體結構頂上的共形性。 Methods and apparatus for forming a nitrogen containing layer are provided herein. The method and apparatus of the present invention facilitates improved nitridation of a target layer (e.g., a first layer) by assisting in increasing nitrogen content, and improved oxygen retention at an interface between a target layer and another device layer (e.g., a polysilicon gate). . The method and apparatus of the present invention are also advantageous for improving the conformality of a nitride dielectric film on top of a 3D semiconductor structure.
第1圖圖示根據本發明一些實施例,用於形成含氮層的方法110。通常,方法110包括提供包括基板的部分製造半導體結構,基板具有第一層設置於上。半導體結構可為部分製造半導體結構,例如邏輯、DRAM或快閃記憶裝置。由此製程形成的含氮層可為一或更多閘極介電層、穿隧氧化層、間隔物層或受益於氮化而如降低接面漏電流、閘極漏電流等的半導體結構的任何適合層。 FIG. 1 illustrates a method 110 for forming a nitrogen-containing layer, in accordance with some embodiments of the present invention. Generally, method 110 includes providing a partially fabricated semiconductor structure including a substrate having a first layer disposed thereon. The semiconductor structure can be a partially fabricated semiconductor structure such as a logic, DRAM or flash memory device. The nitrogen-containing layer formed by the process may be one or more gate dielectric layers, tunnel oxide layers, spacer layers, or semiconductor structures that benefit from nitridation such as reduced junction leakage current, gate leakage current, and the like. Any suitable layer.
方法110將就第2A圖至第2D圖所示部分製造半導體結構描述,第2A圖至第2D圖分別圖示製造半導體結構的階段,半導體結構包括第一層形成於基板上。方法110可在任何適合提供所述低能電漿的電漿反應器中進行,例如配置以提供感應耦合或遠端電漿等的反應器。適合配合本發明方法使用的電漿反應器實施例將參照第3圖描述於後。電漿反應器可單獨使用,或更常為像整合半導體基板處理系統或叢集工具的處理模組一樣使用,例如取自位於美國加州聖克拉拉的應用材料公司(Applied Materials,Inc.)的CENTURA® DPN閘極堆疊整合半導體晶圓處理系統。亦可使用其他工具,包括取自其他製造商者。 The method 110 will fabricate a semiconductor structure description for the portions shown in FIGS. 2A to 2D, and FIGS. 2A to 2D respectively illustrate stages of fabricating a semiconductor structure including a first layer formed on a substrate. The method 110 can be carried out in any plasma reactor suitable for providing the low energy plasma, such as a reactor configured to provide inductive coupling or remote plasma. A plasma reactor embodiment suitable for use with the process of the present invention will be described later with reference to Figure 3. Plasma reactors can be used alone or more often as processing modules like integrated semiconductor substrate processing systems or clustering tools, such as CENTURA from Applied Materials, Inc., Santa Clara, California, USA. ® DPN gate stacking integrates semiconductor wafer processing systems. Other tools are also available, including those from other manufacturers.
方法110始於步驟102:提供基板202,其中如第2A圖所示,基板202具有待氮化第一層204設置於上。基板202和第一層204可為完全或部分製造半導體裝置200的一部分。第一層204可為3維或3D結構、或3D結構的一部分。在此,相較於傳統2D平面電晶體主要係在閘極底下構成導電通道,3維(或3D)結構係指電晶體於垂直結構三側構成導電通道的半導體結構。基板202可具各種尺寸,例如直徑200毫米(mm)或300mm的晶圓和矩形或方形面板。基板202可包含材料,例如結晶矽(例如Si<100>或Si<111>)、氧化矽、應變矽、矽鍺、摻雜或未摻雜的多晶矽、摻雜或未摻雜的矽晶圓、圖案化或未圖案化的絕緣層上矽晶(SOI)、碳摻雜的氧化矽、氮化矽、摻雜矽、鍺、砷化鎵、玻璃、藍寶石等。 The method 110 begins at step 102 by providing a substrate 202, wherein as shown in FIG. 2A, the substrate 202 has a first layer 204 to be nitrided disposed thereon. The substrate 202 and the first layer 204 can be part of a fully or partially fabricated semiconductor device 200. The first layer 204 can be a 3-dimensional or 3D structure, or a portion of a 3D structure. Here, compared with the conventional 2D planar transistor, the conductive channel is mainly formed under the gate, and the 3-dimensional (or 3D) structure refers to a semiconductor structure in which the transistor forms a conductive path on three sides of the vertical structure. The substrate 202 can be of various sizes, such as wafers having a diameter of 200 millimeters (mm) or 300 mm and rectangular or square panels. Substrate 202 can comprise materials such as crystalline germanium (eg, Si<100> or Si<111>), germanium oxide, strained germanium, germanium, doped or undoped polysilicon, doped or undoped germanium wafers. , patterned or unpatterned insulating layer on silicon (SOI), carbon doped yttrium oxide, tantalum nitride, doped yttrium, lanthanum, gallium arsenide, glass, sapphire, and the like.
半導體裝置200可完全或部分形成在基板202上,並至少包括待氮化第一層204。半導體裝置200(完成時)例如為場效電晶體(FET)、動態隨機存取記憶體(DRAM)、快閃記憶裝置、3D FinFET裝置等。第一層204例如可做為電晶體裝置的閘極介電層、快閃記憶裝置的穿隧氧化層、閘極結構頂上的間隔物層、快閃記憶裝置的多晶矽間介電層(IPD)等。第一層204可依據採用第一層204的特定應用而具任何適合厚度。例如,第一層204的厚度可為約0.5奈米(nm)至約10nm。第一層204可包含氧化層,例如氧化矽(SiO2)、 氧化鉿(HfO2)、矽酸鉿(HfSiOx)或任何適用半導體裝置且需氮化的氧化層。例如,在一些實施例中,氧化層可為原生氧化層,或可以任何適合的氧化製程形成,包括下述氧化製程。第一層204不必限於氧化層,其他適合層亦得受益於本文所述發明方法。例如,第一層204的其他適合實施例可包括其他適合的半導體材料,例如矽(Si)、鍺(Ge)、矽鍺(SiGe)、碳化矽(SiC)、III-V族化合物、或金屬、金屬氮化物或金屬氧化物,例如鎢(W)、鈦(Ti)、鉭(Ta)、氮化鈦(TiN)、氮化鉭(TaN)、氧化鈦(TiO2)或氧化鋁(Al2O3)等。第一層204亦可為層堆疊,例如SiO2第一子層與HfO2第二子層、或SiO2第一子層與HfSiOx第二子層等。 The semiconductor device 200 may be formed entirely or partially on the substrate 202 and includes at least a first layer 204 to be nitrided. The semiconductor device 200 (when completed) is, for example, a field effect transistor (FET), a dynamic random access memory (DRAM), a flash memory device, a 3D FinFET device, or the like. The first layer 204 can be used, for example, as a gate dielectric layer of a transistor device, a tunneling oxide layer of a flash memory device, a spacer layer on top of a gate structure, and a polysilicon dielectric layer (IPD) of a flash memory device. Wait. The first layer 204 can have any suitable thickness depending on the particular application in which the first layer 204 is employed. For example, the first layer 204 can have a thickness of from about 0.5 nanometers (nm) to about 10 nm. The first layer 204 may comprise an oxide layer such as hafnium oxide (SiO 2 ), hafnium oxide (HfO 2 ), hafnium niobate (HfSiO x ) or any other oxide layer suitable for semiconductor devices and to be nitrided. For example, in some embodiments, the oxide layer can be a native oxide layer, or can be formed by any suitable oxidation process, including the oxidation process described below. The first layer 204 is not necessarily limited to an oxide layer, and other suitable layers also benefit from the inventive methods described herein. For example, other suitable embodiments of the first layer 204 can include other suitable semiconductor materials such as germanium (Si), germanium (Ge), germanium (SiGe), tantalum carbide (SiC), III-V compounds, or metals. , metal nitride or metal oxide, such as tungsten (W), titanium (Ti), tantalum (Ta), titanium nitride (TiN), tantalum nitride (TaN), titanium oxide (TiO 2 ) or aluminum oxide (Al 2 O 3 ) and so on. The first layer 204 can also be a layer stack, such as a first sub-layer of SiO 2 and a second sub-layer of HfO 2 , or a first sub-layer of SiO 2 and a second sub-layer of HfSiO x , and the like.
接著,在步驟104中,在氮化之前及期間,加熱基板202。加熱基板202有助於提供較多氮含量至第一層204內,及改善裝置性質。例如,加熱基板202達至少約250℃或至少約350℃的溫度有助於增加第一層204中的氮含量(例如約5至約35的原子百分比含量)。在一些實施例中,可加熱基板達約250℃至約550℃,或在一些實施例中為約350℃至約450℃。在一些實施例中,可加熱基板達約400℃。實際最高基板溫度可視硬體限制及/或待處理基板的熱預算而定。 Next, in step 104, the substrate 202 is heated before and during nitridation. Heating the substrate 202 helps provide more nitrogen content into the first layer 204 and improves device properties. For example, heating the substrate 202 to a temperature of at least about 250 ° C or at least about 350 ° C helps to increase the nitrogen content in the first layer 204 (eg, an atomic percent content of from about 5 to about 35). In some embodiments, the substrate can be heated from about 250 ° C to about 550 ° C, or in some embodiments from about 350 ° C to about 450 ° C. In some embodiments, the substrate can be heated to about 400 °C. The actual maximum substrate temperature may depend on the hardware limitations and/or the thermal budget of the substrate to be processed.
在第一層204係氧化層的實施例中,提高溫度有利於自層析出較少的氧(例如少於約20%),進而減少氧聚集在第一層204與基板202的界面。在一些實施例中,基板202經加熱達約250℃至約550℃。在一些實施例中,第一層204係氧化層,基板202可經加熱達約300℃至約550℃、或約350 ℃至約500℃。 In embodiments of the first layer 204 oxide layer, increasing the temperature facilitates self-chromatization of less oxygen (e.g., less than about 20%), thereby reducing oxygen concentration at the interface of the first layer 204 and the substrate 202. In some embodiments, substrate 202 is heated to between about 250 ° C and about 550 ° C. In some embodiments, the first layer 204 is an oxide layer and the substrate 202 can be heated up to about 300 ° C to about 550 ° C, or about 350 °C to about 500 °C.
在一些實施例中,基板202位於反應器中,以最大化往基板的熱傳,例如基板202與基板支撐件間的熱傳,在方法110期間,基板支撐件供基板202放置於上。如此,基板202可利用夾持裝置,例如靜電夾盤(ESC)、真空夾盤或其他適合裝置,固定於基板支撐件。夾持基板202有利於在即便低壓(製程壓力區)下也可重現熱傳,例如在約4毫托耳至約1托耳下、或在約10至約80毫托耳下、在約10至約40毫托耳下、或在約10至約20毫托耳下。視情況而定,在靜電夾盤設置以固定基板202的實施例中,可在基板202上方形成第二電漿,以助於在夾持基板時,穩定基板溫度。例如,第二電漿可由包括至少一氬(Ar)、氦(He)、氪(Kr)、氙(Xe)等非反應氣體所形成,以預熱基板202,如此在將基板202夾持至基板支撐件及熄滅電漿後,基板202便不會經歷溫度急劇變化,致使製程變異及/或晶圓破損。在此,非反應氣體包括實質不與基板反應(例如實質不沉積於上或蝕刻基板)的氣體。 In some embodiments, the substrate 202 is located in the reactor to maximize heat transfer to the substrate, such as heat transfer between the substrate 202 and the substrate support, during which the substrate support is placed on the substrate 202. As such, the substrate 202 can be secured to the substrate support using a clamping device, such as an electrostatic chuck (ESC), vacuum chuck, or other suitable device. Clamping the substrate 202 facilitates reproducible heat transfer even at low pressures (process pressure zones), for example, at about 4 mTorr to about 1 Torr, or at about 10 to about 80 mTorr, at about 10 to about 40 mTorr, or about 10 to about 20 mTorr. Optionally, in embodiments in which the electrostatic chuck is configured to secure the substrate 202, a second plasma can be formed over the substrate 202 to help stabilize the substrate temperature when the substrate is held. For example, the second plasma may be formed of a non-reactive gas including at least one of argon (Ar), helium (He), krypton (Kr), xenon (Xe), etc. to preheat the substrate 202, thus clamping the substrate 202 to After the substrate support and the extinguishing of the plasma, the substrate 202 does not undergo a sharp temperature change, resulting in process variation and/or wafer damage. Here, the non-reactive gas includes a gas that does not substantially react with the substrate (eg, does not substantially deposit on or etch the substrate).
可以任何適合的加熱機制加熱基板202,加熱機制能提高及使基板溫度維持在約250℃或以上,或在一些實施例中為約350℃或以上。適合的加熱機制包括電阻加熱、輻射加熱等。例如,如以下反應器300的實施例所述,一或更多電阻加熱器可設於基板支撐件,以提供基板202熱量。或者,基板可由如設在基板202上方及/或下方的一或更多燈具或其他能源加熱。 The substrate 202 can be heated by any suitable heating mechanism that can increase and maintain the substrate temperature at about 250 ° C or above, or in some embodiments, about 350 ° C or above. Suitable heating mechanisms include resistance heating, radiant heating, and the like. For example, as described in the following embodiments of reactor 300, one or more electrical resistance heaters can be provided on the substrate support to provide substrate 202 heat. Alternatively, the substrate may be heated by one or more lamps or other sources of energy, such as disposed above and/or below substrate 202.
在一加熱方式中,加熱元件埋設在靜電夾盤,以由靜電夾盤直接加熱基板。此方式有數個優點:(1)在整個製程期間,只要夾持基板,基板即可維持在恆定溫度,即便製程壓力低至4毫托耳亦然;(2)由於製程期間嚴格控制基板溫度,故可重現各基板的處理結果(氮劑量與氮併入質量百分比(N%));及(3)藉由仔細設計靜電夾盤的加熱元件中的加熱均勻性圖案,或提供具個別控制的多區加熱元件,可改變(例如補償)基板內氮化均勻性圖案。 In a heating mode, the heating element is embedded in the electrostatic chuck to directly heat the substrate by the electrostatic chuck. This method has several advantages: (1) the substrate can be maintained at a constant temperature during the entire process, even if the process pressure is as low as 4 mTorr; (2) due to strict control of the substrate temperature during the process, Therefore, the processing results of each substrate (nitrogen dose and nitrogen incorporation mass percentage (N%)) can be reproduced; and (3) the heating uniformity pattern in the heating element of the electrostatic chuck is carefully designed, or individual control is provided The multi-zone heating element can change (e.g., compensate) the pattern of nitride uniformity within the substrate.
在使用靜電夾盤加熱器的情況下,因夾持/加熱製程本質所致,基板溫度將上升得很快,例如高達約30℃/秒。在如此高的加熱速率下,可能無法以相同速率加熱晶圓的每個部分,故某些點的基板內溫差可能會達到極值(例如>75℃),導致基板(例如半導體晶圓)破裂。為避免破損,可在基板夾持前,施行預熱步驟。預熱步驟可包括按約400sccm至約4公升/分鐘的速率、在約1-10托耳的壓力(例如約8托耳)下,流入非反應氣體,例如氮氣(N2)或氦氣(He)等,計約20至約60秒或以上(例如約50秒),同時使靜電夾盤加熱器維持在預定溫度(例如約400℃),且基板置於靜電夾盤的表面、但未遭夾持。預熱步驟有助於在夾持前,讓基板溫度接近靜電夾盤溫度(例如達基板目標溫度的約150℃以內),從而降低夾持基板時,對基板的潛在熱衝擊。在一些實施例中,當低接觸靜電夾盤(例如接觸面積高達約5%的靜電夾盤)用於支撐基板時,背側氣體可用於預熱晶圓。在一些實施例中,可在傳送到處理腔室前,例如利用接觸或非接 觸(例如燈具)方法來預熱基板。 In the case of an electrostatic chuck heater, the substrate temperature will rise rapidly due to the nature of the clamping/heating process, for example up to about 30 ° C / sec. At such high heating rates, it may not be possible to heat each part of the wafer at the same rate, so the temperature difference within the substrate at some point may reach an extreme value (eg >75 ° C), causing the substrate (eg semiconductor wafer) to rupture . To avoid breakage, a preheat step can be performed before the substrate is clamped. The preheating step can include flowing a non-reactive gas, such as nitrogen (N 2 ) or helium, at a rate of from about 400 sccm to about 4 liters per minute at a pressure of about 1-10 Torr (eg, about 8 Torr). He), etc., for about 20 to about 60 seconds or more (for example, about 50 seconds) while maintaining the electrostatic chuck heater at a predetermined temperature (for example, about 400 ° C), and the substrate is placed on the surface of the electrostatic chuck, but not Being clamped. The preheating step helps to bring the substrate temperature close to the electrostatic chuck temperature (eg, within about 150 °C of the substrate target temperature) prior to clamping, thereby reducing the potential thermal shock to the substrate when the substrate is held. In some embodiments, the backside gas can be used to preheat the wafer when a low contact electrostatic chuck (eg, an electrostatic chuck having a contact area of up to about 5%) is used to support the substrate. In some embodiments, the substrate can be preheated prior to delivery to the processing chamber, for example, using a contact or non-contact (eg, luminaire) method.
視情況而定,可在氮化第一層204前,預調理處理腔室,以減少處理容積中的殘餘氧含量。例如,出自如水汽、水(H2O)等的殘餘氧含量會造成基板202或第一層204不當寄生氧化。為避免此發生,可用由預調理氣體所形成的預調理電漿預調理處理腔室的內部(包括蓋子、側壁和基座或夾盤)。預調理氣體例如可包括氮氣(N2)、氨(NH3)、或氨(NH3)與鈍氣(例如氬(Ar))、或任何適於減少水汽含量及陳化(season)腔室內部的氣體及/或氣體組合物。在一些實施例中,預調理氣體由或實質由氮氣(N2)或氨(NH3)、或氨(NH3)與鈍氣(例如氬(Ar))組成。在一些實施例中,可在夾持(例如將基板固定於夾盤)之前或期間,進行預調理。在一些實施例中,可在加熱基板之前或在氮化第一層204之前,進行預調理。 Depending on the situation, the processing chamber can be preconditioned prior to nitriding the first layer 204 to reduce residual oxygen levels in the processing volume. For example, residual oxygen levels such as water vapor, water (H 2 O), etc. can cause substrate 202 or first layer 204 to be improperly parasiticly oxidized. To avoid this, the interior of the processing chamber (including the lid, side walls, and pedestal or chuck) can be preconditioned with a preconditioned slurry formed from a preconditioned gas. The preconditioned gas may, for example, include nitrogen (N 2 ), ammonia (NH 3 ), or ammonia (NH 3 ) and an inert gas (such as argon (Ar)), or any chamber suitable for reducing water vapor content and aging (season) Part of the gas and / or gas composition. In some embodiments, the preconditioned gas consists of or consists essentially of nitrogen (N 2 ) or ammonia (NH 3 ), or ammonia (NH 3 ) and an inert gas (eg, argon (Ar)). In some embodiments, the pre-conditioning can be performed before or during clamping (eg, securing the substrate to the chuck). In some embodiments, the pre-conditioning can be performed prior to heating the substrate or prior to nitriding the first layer 204.
接著,在步驟106中,使第一層204暴露於由製程氣體所形成的射頻(RF)電漿,製程氣體包含或由或實質由氨(NH3)組成。在一些實施例中,使第一層204暴露於RF電漿,同時使處理腔室維持在約5毫托耳至約500毫托耳、或約10毫托耳至約80毫托耳、或約10毫托耳至約40毫托耳、或約10毫托耳至約20毫托耳的壓力下,以形成含氮層208,此如第2C圖所示。例如,在一些實施例中,製程氣體可為純氨(NH3)或氨(NH3)與稀有氣體混合物。稀有氣體例如為氬(Ar)。在一些實施例中,製程氣體包含氨(NH3)與氬(Ar)。在一些實施例中,製程氣體僅由氨與氬組成。 在一些實施例中,製程氣體主要包含或實質由氨與氬組成。 Next, at step 106, first layer 204 is exposed to a radio frequency (RF) formed by a process of plasma gas, a process gas comprising or substantially consisting of ammonia, or (NH 3) components. In some embodiments, the first layer 204 is exposed to RF plasma while maintaining the processing chamber from about 5 mTorr to about 500 mTorr, or from about 10 mTorr to about 80 mTorr, or A pressure of from about 10 mTorr to about 40 mTorr, or from about 10 mTorr to about 20 mTorr, is formed to form a nitrogen-containing layer 208, as shown in Figure 2C. For example, in some embodiments, the process gas is a mixture of rare gases may be pure ammonia (NH 3) or ammonia (NH 3). The rare gas is, for example, argon (Ar). In some embodiments, the process gas comprises ammonia (NH 3 ) and argon (Ar). In some embodiments, the process gas consists solely of ammonia and argon. In some embodiments, the process gas consists essentially or consists essentially of ammonia and argon.
在一些實施例中,可按約100sccm至約1000sccm或約400sccm的總氣體流量供應製程氣體,然可視應用和處理腔室構造而採用其他流率。在一些實施例中,製程氣體包含約10%-100%的NH3(例如,NH3流量為約10-1000sccm),剩餘部分本質上為稀有氣體,例如氬(Ar)(例如,稀有氣體百分比為約0%至約90%)。在一些實施例中,製程氣體包含約0.5%-99%的NH3(例如,NH3流量為約0.5-990sccm),剩餘部分本質上為稀有氣體,例如氬(Ar)(例如,稀有氣體百分比為約1%至約99.5%)。在一些實施例中,製程氣體為約1.5%-50%的NH3(例如,NH3流量為約15-500sccm),剩餘部分本質上為稀有氣體,例如氬(Ar)(例如,鈍氣百分比為約50%至約98.5%)。在一些實施例中,製程氣體包含約10%-99%的稀有氣體(例如,稀有氣體流量為約100-990sccm)。在一些實施例中,製程氣體包含約80%-99%的稀有氣體(例如,稀有氣體流量為約800-990sccm)。 In some embodiments, the process gas may be supplied at a total gas flow rate of from about 100 sccm to about 1000 sccm or about 400 sccm, although other flow rates may be employed depending on the application and process chamber configuration. In some embodiments, the process gas comprising from about 10% to 100% NH 3 (e.g., NH 3 flow rate of about 10-1000sccm), for the remainder essentially rare gas such as argon (Ar) (e.g., rare gas percentage It is from about 0% to about 90%). In some embodiments, the process gas comprising from about 0.5% to 99% NH 3 (e.g., NH 3 flow rate of about 0.5-990sccm), for the remainder essentially rare gas such as argon (Ar) (e.g., rare gas percentage It is from about 1% to about 99.5%). In some embodiments, the process gas is about 1.5% to 50% NH 3 (e.g., NH 3 flow rate of about 15-500sccm), for the remainder essentially rare gas such as argon (Ar) (e.g., a noble gas percentage It is from about 50% to about 98.5%). In some embodiments, the process gas comprises from about 10% to about 99% of a rare gas (eg, a rare gas flow of from about 100 to 990 sccm). In some embodiments, the process gas comprises from about 80% to about 99% of a rare gas (eg, a rare gas flow of from about 800 to 990 sccm).
製程氣體可引入電漿反應器,例如電漿反應器300,及用於形成電漿206。在一些實施例中,電漿密度為約1010至約1012個離子/立方公分。可利用RF源功率形成電漿206。在一些實施例中,形成電漿206的離子能量小於8電子伏特(eV)。在一些實施例中,形成電漿206的離子能量小於4eV。在一些實施例中,形成電漿206的離子能量為約1eV至約4eV。在一些實施例中,RF源功率能產生高達約2500瓦或以上。可以任何適合的RF頻率提供RF源功率。例如,在 一些實施例中,可以約2至約60兆赫(MHz)的頻率提供RF源功率,例如13.56MHz。 The process gas can be introduced into a plasma reactor, such as plasma reactor 300, and used to form plasma 206. In some embodiments, the plasma density is from about 10 10 to about 10 12 ions per cubic centimeter. The plasma 206 can be formed using RF source power. In some embodiments, the plasma energy that forms the plasma 206 is less than 8 electron volts (eV). In some embodiments, the plasma energy that forms the plasma 206 is less than 4 eV. In some embodiments, the ion energy that forms the plasma 206 is from about 1 eV to about 4 eV. In some embodiments, the RF source power can produce up to about 2500 watts or more. The RF source power can be provided at any suitable RF frequency. For example, in some embodiments, the RF source power can be provided at a frequency of about 2 to about 60 megahertz (MHz), such as 13.56 MHz.
可在高達約1000瓦的有效功率下,脈衝或連續施加電漿206。例如,可在高達約400瓦下,連續施加電漿206,計約10至約400秒或約100秒的時間。可調整時間(例如縮短),以限制對半導體裝置200的破壞。或者,可以約4千赫(kHz)至約15kHz的脈衝頻率脈衝產生電漿206。脈衝電漿在高達2500瓦的峰值功率下可具約2%至約30%的工作循環,其中可調整工作循環及/或RF源功率,以限制對半導體裝置200的破壞。在一些實施例中,可在高達2000瓦的峰值功率下,以高達20%的工作循環脈衝產生電漿206。在一些實施例中,可在高達2000瓦的峰值功率下,以約5%至約10%的工作循環脈衝產生電漿206。 The plasma 206 can be pulsed or continuously applied at an effective power of up to about 1000 watts. For example, the plasma 206 can be applied continuously at up to about 400 watts for a period of from about 10 to about 400 seconds or about 100 seconds. The time (eg, shortened) can be adjusted to limit damage to the semiconductor device 200. Alternatively, the plasma 206 can be pulsed at a pulse frequency of about 4 kilohertz (kHz) to about 15 kHz. The pulsed plasma can have a duty cycle of from about 2% to about 30% at peak powers up to 2500 watts, wherein the duty cycle and/or RF source power can be adjusted to limit damage to the semiconductor device 200. In some embodiments, the plasma 206 can be generated with up to 20% duty cycle pulses at peak powers up to 2000 watts. In some embodiments, the plasma 206 can be generated with a duty cycle pulse of between about 5% and about 10% at a peak power of up to 2000 watts.
本發明發現在具低離子能量(例如離子能量小於8eV)且由NH*自由基所構成的電漿206中使用實質由氨(NH3)或稀釋於稀有氣體的氨(NH3)所組成的製程氣體有利於更共形地氮化第一層204,例如氧化鉿(HfO2)層,使併入含氮層208的頂表面210的氮量實質等於併入含氮層208的側壁214下方的氮量。 The present inventors found having low ion energy (e.g., ion energy less than 8eV) and using a plasma composed of radicals NH * 206 essence ammonia from ammonia (NH 3) or diluted in a rare gas (NH 3) consisting of The process gas facilitates more conformal nitridation of the first layer 204, such as a hafnium oxide (HfO 2 ) layer, such that the amount of nitrogen incorporated into the top surface 210 of the nitrogen-containing layer 208 is substantially equal to the sidewall 214 incorporated into the nitrogen-containing layer 208. The amount of nitrogen.
在形成低離子能量電漿206中,無論使用純的或稀釋於如氬的氨氣(NH3)均優於典型的氮化製程,因為氨(NH3)形成電漿206中的NH自由基不會受到橫越電漿鞘的場域影響。如此,NH自由基將在無任何偏好方向的情況下抵達基板202,並與任一定向的基板表面反應,例如第一層204的頂表 面210和側壁214,以共形氮化第一層204,又不會不當增厚第一層204。 In the formation of the low ion energy plasma 206, the use of pure or diluted ammonia gas (NH 3 ) such as argon is superior to the typical nitridation process because ammonia (NH 3 ) forms NH radicals in the plasma 206. Will not be affected by the field across the plasma sheath. As such, the NH radicals will reach the substrate 202 without any preferred orientation and react with any of the oriented substrate surfaces, such as the top surface 210 and sidewalls 214 of the first layer 204, to conformally nitride the first layer 204. , will not improperly thicken the first layer 204.
在一些實施例中,基板202的露出表面至少部分覆蓋上犧牲層(未圖示),例如遮罩層,以免暴露於電漿206(例如限制電漿暴露於基板202及/或第一層204的預定部分)。在一些實施例中,第一層204暴露於電漿206期間,電漿反應器內的壓力可高達約80毫托耳、約10毫托耳至約80毫托耳、約10毫托耳至約40毫托耳、或約10毫托耳至約30毫托耳。 In some embodiments, the exposed surface of the substrate 202 at least partially covers an upper sacrificial layer (not shown), such as a mask layer, from exposure to the plasma 206 (eg, limiting plasma exposure to the substrate 202 and/or the first layer 204) Scheduled part). In some embodiments, during exposure of the first layer 204 to the plasma 206, the pressure within the plasma reactor can be as high as about 80 mTorr, about 10 mTorr to about 80 mTorr, about 10 mTorr to About 40 mTorr, or about 10 mTorr to about 30 mTorr.
上述因第一層204暴露於電漿206而形成的含氮層208例如可做為電晶體裝置的閘極介電層、快閃記憶裝置的穿隧氧化層、閘極結構頂上的間隔物層、快閃記憶裝置的多晶矽間介電層(IPD)等。含氮層208的厚度可為約0.3nm至約10nm。含氮層208可具有約3原子%至約25原子%的氮含量。含氮層208可包含氮氧化層,例如氧化矽(SiON)、氧氮化鉿(HfON)、氮化矽酸鉿(HfSiON)或任何適用半導體裝置且需氮化的氮氧化層。含氮層208不必限於氮氧化層,其他適合層亦得受益於本文所述發明方法。例如,在其他適合實施例中,含氮層208可包括或以SiCN或其他含矽(Si)化合物、含金屬化合物取代,例如氧化鈦或氮化鈦、氧化鉭或氮化鉭、氧化鋁或氮化鋁等。 The nitrogen-containing layer 208 formed by exposing the first layer 204 to the plasma 206 can be used, for example, as a gate dielectric layer of the transistor device, a tunneling oxide layer of the flash memory device, and a spacer layer on the top of the gate structure. , polycrystalline dielectric layer (IPD) of a flash memory device, and the like. The nitrogen containing layer 208 can have a thickness of from about 0.3 nm to about 10 nm. Nitrogen containing layer 208 can have a nitrogen content of from about 3 atomic percent to about 25 atomic percent. The nitrogen-containing layer 208 may comprise an oxynitride layer such as yttrium oxide (SiON), hafnium oxynitride (HfON), hafnium lanthanum hydride (HfSiON) or any other oxynitride layer suitable for semiconductor devices and to be nitrided. The nitrogen-containing layer 208 is not necessarily limited to the nitrogen oxide layer, and other suitable layers also benefit from the inventive methods described herein. For example, in other suitable embodiments, the nitrogen-containing layer 208 can include or be substituted with a SiCN or other germanium-containing (Si) compound, a metal-containing compound, such as titanium oxide or titanium nitride, hafnium oxide or tantalum nitride, aluminum oxide, or Aluminum nitride, etc.
形成含氮層208後,方法110大致結束,即可進行附加處理步驟(未圖示),以完成製造半導體裝置200及/或基板202上的其他裝置(未圖示)。 After the formation of the nitrogen-containing layer 208, the method 110 is substantially complete, and an additional processing step (not shown) can be performed to complete the fabrication of the semiconductor device 200 and/or other devices (not shown) on the substrate 202.
本發明所述方法(例如方法110)可在電漿反應器中進行。例如,第3圖圖示適於實行本發明所述實施例的電漿反應器300的示意圖。反應器300可單獨使用,或更常為像整合半導體基板處理系統或叢集工具的處理模組一樣使用,例如取自位於美國加州聖克拉拉的應用材料公司的CENTURA® DPN閘極堆疊整合半導體晶圓處理系統。 The process of the invention (e.g., process 110) can be carried out in a plasma reactor. For example, Figure 3 illustrates a schematic of a plasma reactor 300 suitable for practicing the embodiments of the present invention. Reactor 300 can be used alone or more often as a processing module that integrates a semiconductor substrate processing system or cluster tool, such as CENTURA ® DPN gate stack integrated semiconductor crystal from Applied Materials, Inc., Santa Clara, California, USA. Round processing system.
反應器300包括處理腔室310和控制器340,處理腔室具有基板支撐件316設在導電主體(腔壁)330內。在一些實施例中,基板支撐件(陰極)316經由第一匹配網路324耦接至偏壓電源322。偏壓源322通常係以約13.56MHz的頻率產生高達500W的源,偏壓源能產生連續或脈衝功率。在其他實施例中,源322可為直流(DC)或脈衝式DC源。在一些實施例中,並無提供偏壓功率。 Reactor 300 includes a processing chamber 310 having a substrate support 316 disposed within a conductive body (cavity wall) 330 and a controller 340. In some embodiments, the substrate support (cathode) 316 is coupled to the bias supply 322 via a first matching network 324. Bias source 322 typically produces a source of up to 500 W at a frequency of about 13.56 MHz, which can produce continuous or pulsed power. In other embodiments, source 322 can be a direct current (DC) or pulsed DC source. In some embodiments, no bias power is provided.
在一些實施例中,處理腔室310包括襯套(未圖示),以於處理腔室310的內面加襯。在一些實施例中,襯套例如由冷卻劑流道冷卻,冷卻劑流道設在襯套內供冷卻劑流貫。在一些實施例中,處理腔室310(和處理期間暴露於電漿的其他部件)塗覆上抗電漿材料。例如,在一些實施例中,處理腔室310可塗覆上抗電漿攻擊的材料。在一些實施例中,塗層可包含石英或陶瓷材料,例如氧化釔(Y2O3)系陶瓷組成、氧化鋁等。根據本發明實施例,有利於在所述處理期間減少氫自由基攻擊腔室部件,同時有助於維持氮化速率。 In some embodiments, the processing chamber 310 includes a liner (not shown) to line the inner surface of the processing chamber 310. In some embodiments, the liner is cooled, for example, by a coolant flow passage that is disposed within the liner for coolant flow. In some embodiments, the processing chamber 310 (and other components exposed to the plasma during processing) is coated with a plasma resistant material. For example, in some embodiments, the processing chamber 310 can be coated with a material that is resistant to plasma attack. In some embodiments, the coating may comprise a quartz or ceramic material, such as a yttria (Y 2 O 3 ) based ceramic composition, alumina, or the like. In accordance with embodiments of the present invention, it is advantageous to reduce hydrogen radical attack to chamber components during the process while helping to maintain the rate of nitridation.
腔室310可裝配實質平面的介電天花板320。腔室310的其他修改例可具有其他類型的天花板,例如圓頂形或其 他形狀的天花板。至少一感應線圈天線312設在天花板320上方(如第3圖所示為雙共軸天線312,包括外部線圈312A和內部線圈312B)。各天線312經由第二匹配網路319耦接至RF電源318。RF源318通常能以2MHz至13.56MHz的可調頻率產生高達約5000W,並可產生連續或脈衝電漿。通常,腔壁330可耦接至電氣接地334。 The chamber 310 can be fitted with a substantially planar dielectric ceiling 320. Other modifications of the chamber 310 may have other types of ceilings, such as dome-shaped or other shaped ceilings. At least one inductive coil antenna 312 is disposed above the ceiling 320 (as shown in FIG. 3 is a dual coaxial antenna 312 including an outer coil 312 A and an inner coil 312 B ). Each antenna 312 is coupled to an RF power source 318 via a second matching network 319. RF source 318 typically produces up to about 5000 W at an adjustable frequency of 2 MHz to 13.56 MHz and can produce continuous or pulsed plasma. Typically, cavity wall 330 can be coupled to electrical ground 334.
在一些實施例中,功率分配器304設在襯套而耦接外部線圈312A和內部線圈312B與RF電源318。功率分配器304可用於控制提供至各天線線圈的RF功率量(進而協助控制對應內部與外部線圈區域的電漿特性)。雙線圈天線構造有利於改善如上述方法110中,對各區域內(例如至第一層204)的氮劑量控制。 In some embodiments, the power splitter 304 is disposed in the bushing to couple the outer coil 312 A and the inner coil 312 B with the RF power source 318. Power splitter 304 can be used to control the amount of RF power provided to each antenna coil (and thereby assist in controlling the plasma characteristics of the corresponding internal and external coil regions). The dual coil antenna configuration facilitates improved nitrogen dose control in each region (e.g., to the first layer 204) as in the method 110 described above.
視情況而定,任一及/或二天線312可相對天花板320傾斜及/或上升/下降。改變天線312的位置及/或角度例如可用於改變處理腔室內形成電漿的特性,例如均勻性。 Any and/or two antennas 312 may be tilted and/or raised/lower relative to ceiling 320, as appropriate. Changing the position and/or angle of the antenna 312 can be used, for example, to change the characteristics of the plasma formed within the processing chamber, such as uniformity.
另外,視情況而定,電漿屏蔽/過濾器可設在基板支撐件上方,以改善如上述方法110中,對如第一層204的氮化控制。電漿屏蔽/過濾器可包含材料,例如石英,並可接地至腔室310,以移除處理腔室內形成電漿中的離子物種。例如,離子-自由基屏蔽327可設在腔室310內的基板支撐件316上方。離子-自由基屏蔽327與腔壁330和基板支撐件316電氣隔離,且通常包含實質平坦的平板331,平板具有複數個口孔329。在第3圖所示實施例中,離子-自由基屏蔽327由複數個支腳325支撐在腔室310內的基座上方。口孔329於離 子-自由基屏蔽327的表面定義預定開放面積,以控制從在處理腔室310的上處理容積378形成的電漿通往位於離子-自由基屏蔽327與基板314間的下處理容積380的離子量。開放面積越大,通過離子-自由基屏蔽327的離子越多。故口孔329的尺寸與分佈和平板331的厚度將控制容積380中的離子密度。是以屏蔽327係離子過濾器。受益於本發明的適合屏蔽一例描述於Kumar等人於西元2004年6月30日申請、名稱為「用於光罩電漿蝕刻的方法和設備(METHOD AND APPARATUS FOR PHOTOMASK PLASMA ETCHING)」的美國專利申請案第10/882,084號。藉由改變晶圓表面附近的離子密度,可控制離子/自由基比率,進而可控制氮化分佈。 Additionally, as the case may be, a plasma shield/filter may be placed over the substrate support to improve nitridation control, such as the first layer 204, in the method 110 described above. The plasma shield/filter may comprise a material, such as quartz, and may be grounded to the chamber 310 to remove ionic species in the plasma formed in the processing chamber. For example, an ion-radical shield 327 can be disposed over the substrate support 316 within the chamber 310. Ion-radical shield 327 is electrically isolated from chamber wall 330 and substrate support 316 and typically includes a substantially flat plate 331 having a plurality of apertures 329. In the embodiment shown in FIG. 3, the ion-radical shield 327 is supported by a plurality of legs 325 above the susceptor within the chamber 310. Mouth hole 329 is away The surface of the sub-radical shield 327 defines a predetermined open area to control the plasma formed from the upper processing volume 378 of the processing chamber 310 to the lower processing volume 380 between the ion-radical shield 327 and the substrate 314. the amount. The larger the open area, the more ions pass through the ion-radical shield 327. The size and distribution of the apertures 329 and the thickness of the plate 331 will control the ion density in the volume 380. It is a shielded 327 series ion filter. An example of a suitable shield that would benefit from the present invention is described in U.S. Patent No. U.S. Patent Application Serial No., entitled "METHOD AND APPARATUS FOR PHOTOMASK PLASMA ETCHING", filed on June 30, 2004 by Kumar et al. Application No. 10/882,084. By varying the ion density near the surface of the wafer, the ion/free radical ratio can be controlled to control the nitridation distribution.
在一些實施例中,基板支撐件316包括夾持裝置317,以於處理時將基板314固定於支撐基座。例如,夾持裝置317可包括靜電夾盤或真空夾盤。夾持裝置317有助於改善基板314與一或更多電阻加熱器321間的熱傳,電阻加熱器設於基板支撐件316。如所述,一或更多電阻加熱器321可設於基板支撐件316且大致在基板314的位置下方,及配置成多個區域,以助於控制加熱基板314。在一些實施例中,基板支撐件316包括靜電夾盤,並亦包括一或更多電阻加熱器設在靜電夾盤內或底下。在一些實施例中,基板支撐件316不包括靜電夾盤,但具有一或更多電阻加熱器設置鄰接基板支撐件的支撐表面。在此實施例中,具電阻加熱器的基板支撐件具有如氮化鋁表面塗層(例如,基板支撐件可由氮化鋁製成或具有氮化鋁外部塗層等)。 In some embodiments, the substrate support 316 includes a clamping device 317 to secure the substrate 314 to the support base during processing. For example, the clamping device 317 can include an electrostatic chuck or a vacuum chuck. The clamping device 317 helps to improve heat transfer between the substrate 314 and one or more of the resistive heaters 321 which are disposed on the substrate support 316. As described, one or more resistive heaters 321 can be disposed on the substrate support 316 and generally below the location of the substrate 314, and configured as a plurality of regions to assist in controlling the heated substrate 314. In some embodiments, the substrate support 316 includes an electrostatic chuck and also includes one or more electrical resistance heaters disposed within or under the electrostatic chuck. In some embodiments, the substrate support 316 does not include an electrostatic chuck, but has one or more resistive heaters disposed adjacent the support surface of the substrate support. In this embodiment, the substrate support with the electric resistance heater has a surface coating such as an aluminum nitride (for example, the substrate support may be made of aluminum nitride or have an aluminum nitride outer coating or the like).
在一些實施例中,如第4圖所示,基板支撐件316不具靜電夾盤,但包括電阻加熱器。第4圖所示基板支撐件316包括電阻加熱器321,電阻加熱器配置以調節基板314的溫度。加熱器321可包括一或更多區域(第4圖所示外部區域402和內部區域404)。加熱器321耦接至電源412,且能使基板314維持在高達約500℃的溫度。在一些實施例中,接地網格406置於一或更多加熱器321與基板支撐件316的上表面416之間,以免基板314黏貼到基板支撐件316的表面416。上述惰性塗層亦可塗鋪於基板支撐件316的表面416。 In some embodiments, as shown in FIG. 4, the substrate support 316 does not have an electrostatic chuck, but includes an electrical resistance heater. The substrate support 316 shown in FIG. 4 includes a resistive heater 321 configured to adjust the temperature of the substrate 314. The heater 321 may include one or more regions (the outer region 402 and the inner region 404 shown in FIG. 4). Heater 321 is coupled to power source 412 and is capable of maintaining substrate 314 at temperatures up to about 500 °C. In some embodiments, the ground grid 406 is placed between the one or more heaters 321 and the upper surface 416 of the substrate support 316 to prevent the substrate 314 from adhering to the surface 416 of the substrate support 316. The inert coating described above can also be applied to the surface 416 of the substrate support 316.
在使用具有加熱器的靜電夾盤的情況下,據證氮劑量和N%(例如併入第一層204以形成含氮層208的氮質量百分比)與電漿製程期間的晶圓溫度成正比。故為控制及/或調整氮劑量和晶圓上的N%均勻性,可採行兩種方式:(1)以預先設計的功率密度圖案,就加熱元件加熱固定區域,使晶圓的溫度均勻性圖案得補償電漿均勻性圖案;或(2)以可調電源,就不同加熱區域(通常係中心與邊緣雙區域,但也可採用更多區域)調整加熱多個區域,藉以調整晶圓溫度均勻性而補償電漿均勻性圖案。在任一方式中,溫度可用作旋鈕,以達到改善晶圓內氮化均勻性的目的及/或於基板中提供預定氮劑量圖案。在一些實施例中,氮劑量圖案係實質均勻(例如約1%以內)。 In the case of an electrostatic chuck with a heater, the nitrogen dose and N% (eg, the mass percentage of nitrogen incorporated into the first layer 204 to form the nitrogen-containing layer 208) is proportional to the wafer temperature during the plasma process. . Therefore, in order to control and/or adjust the nitrogen dose and the N% uniformity on the wafer, two methods can be adopted: (1) heating the fixed area with the heating element in a pre-designed power density pattern to make the temperature of the wafer uniform The pattern is compensated for the plasma uniformity pattern; or (2) the adjustable power source is used to adjust the wafer by heating the multiple regions in different heating regions (usually center and edge dual regions, but more regions are also available) Temperature uniformity compensates for plasma uniformity patterns. In either mode, the temperature can be used as a knob to achieve the goal of improving nitridation uniformity within the wafer and/or to provide a predetermined nitrogen dose pattern in the substrate. In some embodiments, the nitrogen dose pattern is substantially uniform (eg, within about 1%).
運動組件410可設置以控制基板支撐件316的高度,從而控制處理期間基板314的高度。運動組件410由彈性伸縮管408密接腔室主體330。或者或此外,運動組件410 可配置以轉動基板支撐件316。 The motion assembly 410 can be configured to control the height of the substrate support 316 to control the height of the substrate 314 during processing. The motion assembly 410 is intimately coupled to the chamber body 330 by an elastic bellows 408. Alternatively or in addition, the motion component 410 It is configurable to rotate the substrate support 316.
回溯第3圖,或者或此外,一或更多輻射源(例如燈具323)可設置以加熱基板314。燈具323可配置成類似用於快速熱處理腔室的輻射燈具。亦可採用其他加熱方法或設計,包括從上方加熱基板。 Referring back to FIG. 3, or in addition, one or more sources of radiation (eg, luminaire 323) may be provided to heat the substrate 314. The luminaire 323 can be configured similar to a radiant luminaire for a rapid thermal processing chamber. Other heating methods or designs can also be employed, including heating the substrate from above.
藉由穩定基板支撐件316的溫度,可控制基板314的溫度。出自氣源348的熱傳氣體經由氣體導管提供至基板314背面構成的流道和支撐表面及/或夾持裝置317中的溝槽(未圖示)。熱傳氣體用於促進基板支撐件316與基板314間的熱傳。處理時,基板支撐件316可由一或更多電阻加熱器321加熱達穩態溫度,接著熱傳氣體協助均勻加熱基板314。利用此熱控制,可使基板314維持在約0℃至約550℃的溫度。 The temperature of the substrate 314 can be controlled by stabilizing the temperature of the substrate support 316. The heat transfer gas from the gas source 348 is supplied to the flow path and support surface formed on the back surface of the substrate 314 and/or the grooves (not shown) in the holding device 317 via the gas conduit. The heat transfer gas is used to promote heat transfer between the substrate support 316 and the substrate 314. During processing, the substrate support 316 can be heated by one or more resistive heaters 321 to a steady state temperature, and then the heat transfer gas assists in uniformly heating the substrate 314. With this thermal control, substrate 314 can be maintained at a temperature of from about 0 °C to about 550 °C.
在一些實施例中,基板支撐件316例如具有低熱質量,以防止熱衝擊基板晶粒而快速冷卻。例如,基板支撐件316可配置成無散熱器或冷卻板與之耦接,以限制自基板支撐件316散熱的速率。 In some embodiments, the substrate support 316 has, for example, a low thermal mass to prevent thermal shock from impinging on the substrate die. For example, the substrate support 316 can be configured to have no heat sink or a cooling plate coupled thereto to limit the rate of heat dissipation from the substrate support 316.
在典型操作期間,基板314(例如基板202)可放在基板支撐件316上,製程氣體則經由入口326從氣體面板338供應,入口設在天花板320且置於基板314的中心上方。在一些實施例中,氣體面板338配置以供應製程氣體,例如氨(NH3)或氫氣(H2)。製程氣體可結合附加氣體,例如氮氣(N2)、氦(He)或氬(Ar),及經由入口326流入腔室310。入口326例如包括折流板或類似氣體入口設備,以使製程氣 體垂直朝向基板314提供及徑向往前到處理腔室310內。經由入口326進入處理腔室310後,製程氣體即形成氣態混合物350。從RF源318施加功率至天線312,以在腔室310中將氣態混合物350點燃成電漿355。視情況而定,亦可從偏壓源322提供功率至基板支撐件316。利用節流閥362和真空泵336,控制腔室310內部的壓力。利用貫穿腔壁330的含液體導管(未圖示),控制腔壁330的溫度。 During typical operation, substrate 314 (eg, substrate 202) can be placed on substrate support 316, process gas is supplied from gas panel 338 via inlet 326, and the inlet is disposed on ceiling 320 and over the center of substrate 314. In some embodiments, the gas panel 338 is configured to supply process gas, such as ammonia (NH 3) or hydrogen (H 2). The process gas may be combined with an additional gas, such as nitrogen (N 2 ), helium (He), or argon (Ar), and flow into chamber 310 via inlet 326. The inlet 326 includes, for example, a baffle or similar gas inlet device to provide process gas perpendicular to the substrate 314 and radially forward into the processing chamber 310. After entering the processing chamber 310 via the inlet 326, the process gas forms a gaseous mixture 350. Power is applied from RF source 318 to antenna 312 to ignite gaseous mixture 350 into plasma 355 in chamber 310. Power may also be supplied from the bias source 322 to the substrate support 316, as the case may be. The pressure inside the chamber 310 is controlled by the throttle valve 362 and the vacuum pump 336. The temperature of the chamber wall 330 is controlled by a liquid containing conduit (not shown) that extends through the chamber wall 330.
控制器340包含中央處理單元(CPU)344、記憶體342和CPU 344用支援電路346,並且協助控制氮化處理腔室310的部件和如本文所述氮化製程。控制器340可為任一類型的通用電腦處理器,通用電腦處理器可用於工業設定來控制各種腔室和子處理器。CPU 344的記憶體或電腦可讀取媒體342可為一或更多容易取得的記憶體,例如隨機存取記憶體(RAM)、唯讀記憶體(ROM)、軟碟、硬碟或任何其他類型的本端或遠端數位儲存器。支援電路346耦接至CPU 344,以藉由習知方式支援處理器。該等電路包括快取記憶體儲存器、電源、時脈電路、輸入/輸出電路和子系統等。本發明方法可儲存於記憶體342當作軟體常式,及以上述方式執行或引動。軟體常式亦可由第二CPU(未圖示)儲存及/或執行,第二CPU遠離CPU 344控制的硬體。 The controller 340 includes a central processing unit (CPU) 344, a memory 342, and a CPU 344 support circuit 346, and assists in controlling the components of the nitridation processing chamber 310 and the nitridation process as described herein. Controller 340 can be any type of general purpose computer processor that can be used in industrial settings to control various chambers and sub-processors. The memory or computer readable medium 342 of the CPU 344 can be one or more readily available memories, such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other. Type of local or remote digital storage. The support circuit 346 is coupled to the CPU 344 to support the processor in a conventional manner. These circuits include cache memory, power supplies, clock circuits, input/output circuits, and subsystems. The method of the present invention can be stored in memory 342 as a software routine and performed or motivated in the manner described above. The software routine can also be stored and/or executed by a second CPU (not shown) that is remote from the hardware controlled by the CPU 344.
故本文提供形成含氮層的方法和設備。本發明的方法和設備有利於藉由協助提高氮含量及減少層增厚而改善目標層(例如第一層)的氮化,及改善目標層與另一裝置層(例如多晶矽閘極)間界面的氧持留性。 Therefore, methods and apparatus for forming a nitrogen-containing layer are provided herein. The method and apparatus of the present invention facilitates improving the nitridation of a target layer (e.g., the first layer) by assisting in increasing the nitrogen content and reducing layer thickening, and improving the interface between the target layer and another device layer (e.g., a polysilicon gate). Oxygen retention.
雖然以上係針對本發明實施例說明,但在不脫離本發明基本範圍的情況下,當可策劃本發明的其他和進一步實施例。 While the above is directed to embodiments of the present invention, other and further embodiments of the present invention can be practiced without departing from the scope of the invention.
Claims (12)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361790444P | 2013-03-15 | 2013-03-15 | |
| US61/790,444 | 2013-03-15 | ||
| US14/195,273 | 2014-03-03 | ||
| US14/195,273 US9177787B2 (en) | 2013-03-15 | 2014-03-03 | NH3 containing plasma nitridation of a layer of a three dimensional structure on a substrate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201445641A TW201445641A (en) | 2014-12-01 |
| TWI618152B true TWI618152B (en) | 2018-03-11 |
Family
ID=51529015
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW103107659A TWI618152B (en) | 2013-03-15 | 2014-03-06 | Ammonia-containing plasma nitridation of a layer of a three-dimensional structure on a substrate |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9177787B2 (en) |
| JP (2) | JP6749834B2 (en) |
| KR (1) | KR102244381B1 (en) |
| CN (1) | CN105009259B (en) |
| TW (1) | TWI618152B (en) |
| WO (1) | WO2014149656A1 (en) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9355820B2 (en) | 2013-09-12 | 2016-05-31 | Applied Materials, Inc. | Methods for removing carbon containing films |
| US9312145B2 (en) * | 2014-03-07 | 2016-04-12 | Globalfoundries Inc. | Conformal nitridation of one or more fin-type transistor layers |
| JP6281964B2 (en) | 2014-12-25 | 2018-02-21 | 株式会社日立国際電気 | Semiconductor device manufacturing method, program, and substrate processing apparatus |
| JP2019504481A (en) * | 2015-12-07 | 2019-02-14 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | Method and apparatus for fixing and opening a substrate using an electrostatic chuck |
| US10103027B2 (en) | 2016-06-20 | 2018-10-16 | Applied Materials, Inc. | Hydrogenation and nitridization processes for modifying effective oxide thickness of a film |
| US10510545B2 (en) | 2016-06-20 | 2019-12-17 | Applied Materials, Inc. | Hydrogenation and nitridization processes for modifying effective oxide thickness of a film |
| US10971357B2 (en) | 2018-10-04 | 2021-04-06 | Applied Materials, Inc. | Thin film treatment process |
| CN111326470A (en) * | 2018-12-17 | 2020-06-23 | 夏泰鑫半导体(青岛)有限公司 | Electrostatic Chuck and Semiconductor Equipment |
| US11830725B2 (en) | 2020-01-23 | 2023-11-28 | Applied Materials, Inc. | Method of cleaning a structure and method of depositing a capping layer in a structure |
| CN115602537A (en) | 2021-07-08 | 2023-01-13 | 长鑫存储技术有限公司(Cn) | Semiconductor structure and preparation method thereof |
| JP2023018347A (en) * | 2021-07-27 | 2023-02-08 | キオクシア株式会社 | Substrate support device and substrate processing device |
| CN118160063A (en) * | 2021-10-26 | 2024-06-07 | 应用材料公司 | Plasma treatment with tunable nitridation |
| CN116031141A (en) * | 2022-12-25 | 2023-04-28 | 北京屹唐半导体科技股份有限公司 | Workpiece processing method, workpiece processing apparatus, and semiconductor device |
| CN115863151B (en) * | 2022-12-25 | 2023-10-27 | 北京屹唐半导体科技股份有限公司 | Workpiece processing method, workpiece processing equipment and semiconductor device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110017127A1 (en) * | 2007-08-17 | 2011-01-27 | Epispeed Sa | Apparatus and method for producing epitaxial layers |
| US20130012032A1 (en) * | 2011-07-05 | 2013-01-10 | Applied Materials, Inc. | Nh3 containing plasma nitridation of a layer on a substrate |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4397491B2 (en) * | 1999-11-30 | 2010-01-13 | 財団法人国際科学振興財団 | Semiconductor device using silicon having 111 plane orientation on surface and method of forming the same |
| US6610615B1 (en) * | 2000-11-15 | 2003-08-26 | Intel Corporation | Plasma nitridation for reduced leakage gate dielectric layers |
| EP1512165A2 (en) * | 2002-06-12 | 2005-03-09 | Applied Materials, Inc. | Plasma apparatus and method for processing a substrate |
| JP2004335980A (en) | 2003-05-12 | 2004-11-25 | Sumitomo Electric Ind Ltd | Method for forming silicon nitride film and method for manufacturing semiconductor device |
| US7179754B2 (en) * | 2003-05-28 | 2007-02-20 | Applied Materials, Inc. | Method and apparatus for plasma nitridation of gate dielectrics using amplitude modulated radio-frequency energy |
| CN100461341C (en) * | 2003-05-28 | 2009-02-11 | 应用材料有限公司 | Method and apparatus for plasma nitridation of gate dielectric layers using amplitude modulated radio frequency energy |
| JP2005150637A (en) | 2003-11-19 | 2005-06-09 | Canon Inc | Processing method and apparatus |
| KR101028625B1 (en) * | 2005-03-31 | 2011-04-12 | 도쿄엘렉트론가부시키가이샤 | Nitriding treatment method of substrate and forming method of insulating film |
| US8318554B2 (en) * | 2005-04-28 | 2012-11-27 | Semiconductor Energy Laboratory Co., Ltd. | Method of forming gate insulating film for thin film transistors using plasma oxidation |
| JP5339327B2 (en) * | 2005-06-08 | 2013-11-13 | 国立大学法人東北大学 | Plasma nitriding method and semiconductor device manufacturing method |
| KR101163816B1 (en) * | 2005-09-22 | 2012-07-09 | 도쿄엘렉트론가부시키가이샤 | Plasma processing method and apparatus |
| KR101216199B1 (en) * | 2006-03-09 | 2012-12-27 | 어플라이드 머티어리얼스, 인코포레이티드 | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
| JPWO2008081724A1 (en) * | 2006-12-28 | 2010-04-30 | 東京エレクトロン株式会社 | Method for forming insulating film and method for manufacturing semiconductor device |
| US8481433B2 (en) | 2009-03-31 | 2013-07-09 | Applied Materials, Inc. | Methods and apparatus for forming nitrogen-containing layers |
| US20110001169A1 (en) * | 2009-07-01 | 2011-01-06 | International Business Machines Corporation | Forming uniform silicide on 3d structures |
| US20110061812A1 (en) * | 2009-09-11 | 2011-03-17 | Applied Materials, Inc. | Apparatus and Methods for Cyclical Oxidation and Etching |
| JP2011077321A (en) * | 2009-09-30 | 2011-04-14 | Tokyo Electron Ltd | Selective plasma nitriding method, and plasma nitriding device |
| US8962454B2 (en) | 2010-11-04 | 2015-02-24 | Tokyo Electron Limited | Method of depositing dielectric films using microwave plasma |
-
2014
- 2014-03-03 US US14/195,273 patent/US9177787B2/en active Active
- 2014-03-04 KR KR1020157029863A patent/KR102244381B1/en active Active
- 2014-03-04 CN CN201480010437.1A patent/CN105009259B/en active Active
- 2014-03-04 WO PCT/US2014/020130 patent/WO2014149656A1/en not_active Ceased
- 2014-03-04 JP JP2016500578A patent/JP6749834B2/en active Active
- 2014-03-06 TW TW103107659A patent/TWI618152B/en active
-
2019
- 2019-02-28 JP JP2019035770A patent/JP2019125798A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110017127A1 (en) * | 2007-08-17 | 2011-01-27 | Epispeed Sa | Apparatus and method for producing epitaxial layers |
| US20130012032A1 (en) * | 2011-07-05 | 2013-01-10 | Applied Materials, Inc. | Nh3 containing plasma nitridation of a layer on a substrate |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2019125798A (en) | 2019-07-25 |
| WO2014149656A1 (en) | 2014-09-25 |
| KR20150132529A (en) | 2015-11-25 |
| CN105009259A (en) | 2015-10-28 |
| JP6749834B2 (en) | 2020-09-02 |
| TW201445641A (en) | 2014-12-01 |
| US9177787B2 (en) | 2015-11-03 |
| KR102244381B1 (en) | 2021-04-26 |
| CN105009259B (en) | 2018-11-16 |
| US20140273517A1 (en) | 2014-09-18 |
| JP2016512395A (en) | 2016-04-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI618152B (en) | Ammonia-containing plasma nitridation of a layer of a three-dimensional structure on a substrate | |
| US9054048B2 (en) | NH3 containing plasma nitridation of a layer on a substrate | |
| US8481433B2 (en) | Methods and apparatus for forming nitrogen-containing layers | |
| US20240301584A1 (en) | Method and apparatus for precleaning a substrate surface prior to epitaxial growth | |
| TWI587389B (en) | Substrate processing method | |
| US9012336B2 (en) | Method for conformal treatment of dielectric films using inductively coupled plasma | |
| TWI557799B (en) | Method for oxidizing a semiconductor device | |
| US8021987B2 (en) | Method of modifying insulating film | |
| KR102419980B1 (en) | Methods for forming a metal silicide interconnection nanowire structure | |
| US8043981B2 (en) | Dual frequency low temperature oxidation of a semiconductor device | |
| CN104704613B (en) | The method and apparatus that substrate is handled with ion protector | |
| JP2016512395A5 (en) | ||
| TW202027198A (en) | A cluster processing system for forming a transition metal material | |
| TW201724500A (en) | Method for fabricating a nanowire for a horizontal wraparound gate device for semiconductor applications | |
| JP6424249B2 (en) | Method for preferential oxidation of silicon on substrates containing silicon and germanium | |
| US9355820B2 (en) | Methods for removing carbon containing films |