TWI697968B - Manufacturing method of semiconductor device - Google Patents
Manufacturing method of semiconductor device Download PDFInfo
- Publication number
- TWI697968B TWI697968B TW105109228A TW105109228A TWI697968B TW I697968 B TWI697968 B TW I697968B TW 105109228 A TW105109228 A TW 105109228A TW 105109228 A TW105109228 A TW 105109228A TW I697968 B TWI697968 B TW I697968B
- Authority
- TW
- Taiwan
- Prior art keywords
- resin layer
- bump
- wafer
- bumps
- semiconductor device
- Prior art date
Links
Images
Classifications
-
- H10W72/012—
Landscapes
- Dicing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
本發明係一種半導體裝置之製造方法,其特徵為具備:於加以形成有複數的凸塊(22)的附有凸塊構件(2)之凸塊形成面,形成樹脂層(13)的工程,和對於樹脂層(13)施以電漿處理,而除去被覆凸塊(22)表面之樹脂層(13)之工程者。 The present invention is a method of manufacturing a semiconductor device, which is characterized by a process of forming a resin layer (13) on a bump forming surface with bump members (2) on which plural bumps (22) are formed, And an engineer who applies plasma treatment to the resin layer (13) to remove the resin layer (13) covering the surface of the bumps (22).
Description
本發明係有關半導體裝置之製造方法。 The present invention relates to a method of manufacturing a semiconductor device.
近年來,伴隨著電子機器之小型化或薄型化,而對於半導體封裝之薄型化或小型化而言之要求亦升高。因此,作為半導體元件之安裝方式,取代於使用金屬導線而連接之以往的打線接合方式,而加以提案有於晶片的電極上形成稱為凸塊之突起電極,藉由凸塊而直接連接基板的電極與晶片之電極之覆晶連接方式的安裝方法。 In recent years, with the miniaturization or thinning of electronic equipment, the demand for thinning or miniaturization of semiconductor packages has also increased. Therefore, as a mounting method of semiconductor components, instead of the conventional wire bonding method that uses metal wires to connect, it is proposed to form protruding electrodes called bumps on the electrodes of the chip, and the bumps are used to directly connect the substrates. The mounting method of flip chip connection between electrode and chip electrode.
在如此之覆晶連接方式之安裝方法中,因應各種目的,呈被覆附有凸塊之晶圓或附有凸塊之晶片等之凸塊地,加以設置樹脂層。作為如此之樹脂層,係例如,可舉出為了接著附有凸塊晶片與基板之接著劑層,為了補強附有凸塊晶片與基板之連接的下填充層,為了保護附有凸塊晶圓或附有凸塊晶片之保護層等。 In the mounting method of such a flip chip connection method, a resin layer is provided on a bump ground covering a bump-attached wafer or bump-attached chip for various purposes. Examples of such a resin layer include an adhesive layer for bonding bumped wafers and substrates, an underfill layer for reinforcing the connection between bumped wafers and substrates, and for protecting bumped wafers. Or a protective layer with bumped chips, etc.
但對於樹脂層則被覆凸塊之情況,係必須機械性地排除凸塊上的樹脂層,而確保凸塊與基板之電極的電性連接。因此,在附有凸塊晶片與基板之連接信賴性的點而有 著問題。另外,對於經由迴焊處理,而連接附有凸塊晶片與基板之情況,來自凸塊之熔融焊錫則由樹脂層所被覆之故,而有無法得到自動對準效果(晶片及基板之電極彼此的位置調整精確度差,而即使產生偏差,在迴焊時亦自動地加以補正為正常的位置之現象)之問題。 However, when the resin layer covers the bumps, the resin layer on the bumps must be removed mechanically to ensure electrical connection between the bumps and the electrodes of the substrate. Therefore, at the point of reliability of the connection between the bumped wafer and the substrate The problem. In addition, in the case of connecting bumped wafers and substrates through reflow processing, the molten solder from the bumps is covered by the resin layer, and the automatic alignment effect cannot be obtained (the electrodes of the wafer and the substrate are mutually The position adjustment accuracy is poor, and even if there is a deviation, it will automatically be corrected to the normal position during reflow).
為了解決如上述的問題,加以提案有例如,在研削附有凸塊晶圓的背面之工程中,使用具備:與電路面接觸之熱硬化性樹脂層,和加以層積於此層的上方,為了埋入凸塊之有柔軟性之熱可塑性樹脂層,和加以層積於此層上的最外層之層積薄片的方法(文獻1:參照日本特開2005-28734號公報)。 In order to solve the above-mentioned problems, proposals have been made. For example, in the process of grinding the back surface of the bump-attached wafer, the use of a thermosetting resin layer in contact with the circuit surface and laminating it on top of this layer, In order to embed the bumps, a flexible thermoplastic resin layer and a method of laminating an outermost layer laminated sheet on this layer (document 1: refer to Japanese Patent Application Publication No. 2005-28734).
對於使用文獻1所記載之層積薄片的情況,係在使熱硬化性樹脂層貫通於凸塊之後,剝離此熱硬化性樹脂層以外的層。因此,有必要將附有凸塊晶圓的凸塊形狀作為針狀等。另外,對於凸塊的剖面形狀為半圓形或台狀的情況,係容易殘留有樹脂層於凸塊上,而在連接信賴性的點有著問題。
In the case of using the laminated sheet described in
本發明之目的係提供:可效率佳地製造對於連接性賴性優越之半導體裝置之半導體裝置的製造方法者。 The object of the present invention is to provide a method for manufacturing a semiconductor device that can efficiently manufacture a semiconductor device with superior connectivity.
有關本發明之一形態的半導體裝置之製造方法,係其特徵為具備:於加以形成有複數的凸塊的附有凸塊構件之凸塊形成面,形成樹脂層的工程,和對於前述樹脂層施以 電漿處理,而除去被覆前述凸塊表面之前述樹脂層之工程者之方法。 A method of manufacturing a semiconductor device according to one aspect of the present invention is characterized by the step of forming a resin layer on a bump forming surface with bump members on which plural bumps are formed, and Impose Plasma treatment is a method of removing the resin layer covering the bump surface.
如根據此構成,可於附有凸塊構件之凸塊形成面,因應各種目的而設置樹脂層者。作為此樹脂層,係例如,可舉出為了接著附有凸塊晶片與基板之接著劑層,為了補強附有凸塊晶片與基板之連接的下填充層,為了保護附有凸塊晶圓或附有凸塊晶片之保護層等。 According to this structure, it is possible to provide a resin layer for various purposes on the bump forming surface with the bump member. The resin layer includes, for example, an adhesive layer for bonding bumped wafers and substrates, an underfill layer for reinforcing the connection between bumped wafers and substrates, and for protecting bumped wafers or Protective layer with bump chip etc.
並且,由對於此樹脂層而言施以電漿處理者,可除去被覆凸塊表面之樹脂層。另外,此電漿處理係可均一地對於凸塊形成面上之樹脂層全面進行處理。因此,可將被覆凸塊的表面之樹脂層,較機械性地除去,以簡便且效率佳地除去。並且,由電性地連接加以除去被覆凸塊表面之樹脂層,而加以露出表面的凸塊,和基板的電極者,可效率佳地製造對於連接信賴性優越之半導體裝置。 In addition, by applying plasma treatment to the resin layer, the resin layer covering the surface of the bump can be removed. In addition, this plasma treatment can uniformly treat the entire surface of the resin layer on the bump forming surface. Therefore, the resin layer covering the surface of the bump can be removed relatively mechanically, and can be removed simply and efficiently. In addition, by electrically connecting and removing the resin layer covering the bump surface, and by adding the bumps on the surface and the electrodes on the substrate, a semiconductor device with excellent connection reliability can be manufactured efficiently.
在有關本發明之一形態的半導體裝置之製造方法中,係更具備電性連接加以除去前述樹脂層,而加以露出表面的前述凸塊,和基板的電極之工程者為佳。 In the method of manufacturing a semiconductor device according to one aspect of the present invention, it is preferable to provide electrical connections to remove the resin layer, and to expose the bumps on the surface and the electrodes of the substrate.
如根據此構成,由電性地連接加以除去被覆凸塊表面之樹脂層,而加以露出表面的凸塊,和基板的電極者,可得到於連接信賴性優越之半導體裝置。 According to this structure, the resin layer covering the bump surface is removed by electrical connection, and the bump and the electrode of the substrate are exposed, and a semiconductor device with excellent connection reliability can be obtained.
在有關本發明之一形態之半導體裝置之製造方法中,在前述電漿處理之處理氣體則選自氧,氬,三氟化甲烷,四氟化甲烷,及六氟化硫所成的群之至少1種者為佳。 In the method for manufacturing a semiconductor device according to one aspect of the present invention, the processing gas used in the plasma treatment is selected from the group consisting of oxygen, argon, trifluoromethane, tetrafluoromethane, and sulfur hexafluoride At least one kind is preferred.
如此,對於作為在電漿處理之處理氣體,使用氧, 氬,三氟化甲烷,四氟化甲烷,及六氟化硫等之情況,係可有效率而除去被覆凸塊表面之樹脂層。 In this way, oxygen is used as the processing gas in plasma processing, In the case of argon, trifluoromethane, tetrafluoromethane, and sulfur hexafluoride, the resin layer covering the surface of the bump can be removed efficiently.
在有關本發明之一形態的半導體裝置之製造方法中,在前述電漿處理之處理氣體的流量則為1cm3/min以上1000cm3/min以下者為佳。 In the method of manufacturing a semiconductor device according to one aspect of the present invention, the flow rate of the processing gas in the plasma treatment is preferably 1 cm 3 /min or more and 1000 cm 3 /min or less.
如此構成,如將在電漿處理之處理氣體的流量作為前述範圍內時,可有效率而除去被覆凸塊表面之樹脂層。 With this configuration, if the flow rate of the processing gas in the plasma treatment is within the aforementioned range, the resin layer covering the surface of the bump can be removed efficiently.
在有關本發明之一形態的半導體裝置之製造方法中,在前述電漿處理之處理壓力則為1Pa以上3000Pa以下。 In the method of manufacturing a semiconductor device according to one aspect of the present invention, the processing pressure of the plasma processing is 1 Pa or more and 3000 Pa or less.
如此構成,如將在電漿處理之處理壓力作為前述範圍內時,可有效率而除去被覆凸塊表面之樹脂層。 With this configuration, if the processing pressure of the plasma processing is within the aforementioned range, the resin layer covering the bump surface can be removed efficiently.
1‧‧‧接著薄片 1‧‧‧Next slice
2‧‧‧附有凸塊晶圓 2‧‧‧Bumped wafer
2a‧‧‧附有凸塊晶片 2a‧‧‧with bumped chip
3‧‧‧切割膠帶 3‧‧‧Cutting tape
4‧‧‧基板 4‧‧‧Substrate
11‧‧‧支持體層 11‧‧‧Support body layer
12‧‧‧黏著劑層 12‧‧‧Adhesive layer
13‧‧‧樹脂層 13‧‧‧Resin layer
21‧‧‧半導體晶圓 21‧‧‧Semiconductor Wafer
22‧‧‧凸塊 22‧‧‧ bump
100‧‧‧半導體裝置 100‧‧‧Semiconductor device
圖1係顯示為了形成有關本發明之第一實施形態之樹脂層的層積薄膜之概略剖面圖。 Fig. 1 is a schematic cross-sectional view of a laminated film for forming a resin layer according to the first embodiment of the present invention.
圖2係顯示有關本發明之第一實施形態之附有凸塊構件(附有凸塊晶圓)之概略剖面圖。 2 is a schematic cross-sectional view showing a bump-attached member (a bump-attached wafer) related to the first embodiment of the present invention.
圖3A係為了說明有關本發明之第一實施形態的半導體裝置之製造方法之說明圖。 3A is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the first embodiment of the present invention.
圖3B係為了說明有關本發明之第一實施形態的半導體裝置之製造方法之說明圖。 3B is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the first embodiment of the present invention.
圖3C係為了說明有關本發明之第一實施形態的半導體裝置之製造方法之說明圖。 3C is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the first embodiment of the present invention.
圖3D係為了說明有關本發明之第一實施形態的半導 體裝置之製造方法之說明圖。 Figure 3D is for explaining the semiconductor of the first embodiment of the present invention An explanatory diagram of the manufacturing method of the body device.
圖3E係為了說明有關本發明之第一實施形態的半導體裝置之製造方法之說明圖。 3E is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the first embodiment of the present invention.
圖3F係為了說明有關本發明之第一實施形態的半導體裝置之製造方法之說明圖。 3F is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the first embodiment of the present invention.
圖4A係為了說明有關本發明之第二實施形態的半導體裝置之製造方法之說明圖。 4A is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the second embodiment of the present invention.
圖4B係為了說明有關本發明之第二實施形態的半導體裝置之製造方法之說明圖。 4B is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the second embodiment of the present invention.
圖4C係為了說明有關本發明之第二實施形態的半導體裝置之製造方法之說明圖。 4C is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the second embodiment of the present invention.
圖4D係為了說明有關本發明之第二實施形態的半導體裝置之製造方法之說明圖。 4D is an explanatory diagram for explaining the manufacturing method of the semiconductor device according to the second embodiment of the present invention.
以下,對於本發明將實施形態舉例,依據圖面加以說明。本發明係未加以限定於實施形態的內容。然而,在圖面中,為了容易進行說明,而有擴大或縮小而圖示之部分。 Hereinafter, the embodiments of the present invention will be exemplified and explained based on the drawings. The present invention is not limited to the content of the embodiment. However, in the drawing, for ease of description, there are parts shown in the figure enlarged or reduced.
首先,對於使用於本實施形態之接著薄片及附有凸塊晶圓加以說明。 First, the adhesive sheet and bumped wafer used in this embodiment will be described.
使用於本實施形態之接著薄片1係如圖1所示,具備支持體層11,和黏著劑層12,和含有接著劑層之樹脂層13。然而,樹脂層13之表面係至加以貼著於晶圓之間,經由剝離薄膜等而加以保護亦可。
The
作為支持體層11係可作為接著薄片之支持體而使用公知的支持體,例如,可使用塑料薄膜等者。如此之支持體層11係在加工被著體之間,支持被著體。
As the
作為塑料薄膜係例如,可舉出聚乙烯薄膜,聚丙烯薄膜,聚丁烯薄膜,聚丁二烯橡膠薄膜,聚甲基戊烯薄膜,聚氯乙烯薄膜,氯乙烯共聚物薄膜,聚對苯二甲酸乙二酯薄膜,聚萘二酸乙二醇酯薄膜,聚對苯二甲酸丁二酯薄膜,聚氨酯薄膜,乙烯/醋酸乙烯酯共聚物薄膜,離子聚合物樹脂薄膜,乙烯-甲基丙烯酸甲酯共聚物薄膜,乙烯-甲基丙烯酸酯共聚物薄膜,聚苯乙烯薄膜,聚碳酸酯薄膜,聚醯亞胺薄膜,及氟樹脂薄膜等。此等薄膜係亦可為單層薄膜,而亦可為層積薄膜。另外,對於層積薄膜之情況,係層積1種的薄膜亦可,而亦可層積2種以上的薄膜。 Examples of plastic film systems include polyethylene film, polypropylene film, polybutene film, polybutadiene rubber film, polymethylpentene film, polyvinyl chloride film, vinyl chloride copolymer film, and polyparaphenylene Ethylene dicarboxylate film, polyethylene naphthalate film, polybutylene terephthalate film, polyurethane film, ethylene/vinyl acetate copolymer film, ionomer resin film, ethylene-methacrylic acid Methyl ester copolymer film, ethylene-methacrylate copolymer film, polystyrene film, polycarbonate film, polyimide film, fluororesin film, etc. These films may be single-layer films or laminated films. In addition, in the case of a laminated film, one type of film may be laminated, or two or more types of films may be laminated.
黏著劑層12係作為接著薄片之黏著劑而可使用公知的黏著劑而形成者。經由如此之黏著劑層12,而加工被著體之間係堅固地固定支持體層11與樹脂層13之間,之後,使樹脂層13固著殘存於被著體而自支持體層11剝離者則成為容易。然而,於黏著劑層12,由照射紫外線等之能量線者而使其硬化,作為與樹脂層13之剝離呈成為
容易亦可。
The
作為黏著劑層,係例如,可舉出丙烯酸系黏著劑,橡膠系黏著劑,聚矽氧系黏著劑及胺甲酸乙酯系黏著劑等。 As the adhesive layer, for example, acrylic adhesives, rubber adhesives, silicone adhesives, and urethane adhesives can be cited.
樹脂層13係作為接著薄片之黏著劑而可使用公知的黏著劑而形成者。經由含有如此之接著劑之樹脂層13之時,可接著後述之附有凸塊晶片2a與基板4者。
The
作為接著劑係例如,可舉出含有環氧樹脂等之熱硬化性樹脂,和熱硬化劑的構成。另外,接著劑係從調整硬化物的熱膨脹係數之觀點,更含有無機充填材亦可。作為無機充填材,係可舉出二氧化矽,氧化鋁,滑石,碳酸鈣,鈦白,赭色赤鐵礦,碳化矽,及碳化硼等。 Examples of the adhesive system include a thermosetting resin containing epoxy resin and the like, and a thermosetting agent. In addition, the adhesive system may further contain an inorganic filler from the viewpoint of adjusting the thermal expansion coefficient of the cured product. Examples of inorganic fillers include silica, alumina, talc, calcium carbonate, titanium dioxide, ochre hematite, silicon carbide, and boron carbide.
使用於本實施形態之附有凸塊晶圓2(附有凸塊構件)係如圖2所示,具備半導體晶圓21,和凸塊22。然而,凸塊22係加以形成於有半導體晶圓21之電路側。
The bumped wafer 2 (bump member attached) used in this embodiment is provided with a
作為半導體晶圓21係可使用公知的半導體晶圓者,例如,可使用矽晶圓等。
As the
半導體晶圓21之厚度係通常,10μm以上1000μm以下,而理想為50μm以上750μm以下。
The thickness of the
作為凸塊22之材料係可使用公知的導電性材料者,例如,可使用凸塊等。作為焊錫係可使用公知的焊錫材料者,例如,可使用含有錫,銀及銅之無鉛銲錫者。
As the material of the
凸塊22之高度係通常,5μm以上1000μm以下,而
理想為50μm以上500μm以下。
The height of
自凸塊22側而視之剖面形狀係並無特別加以限定,但亦可為半圓形,半橢圓形,圓形,長方形或台形等。
The cross-sectional shape viewed from the side of the
作為凸塊22的種類係並無特別加以限定,但可舉出焊球凸塊,蕈狀凸塊,柱狀凸塊,椎狀凸塊,圓柱凸塊,點狀凸塊,及方體凸塊等。
The type of
接著,對於有關本實施形態之半導體裝置之製造方法加以說明。 Next, the method of manufacturing the semiconductor device of this embodiment will be described.
圖3A~圖3F係顯示有關第一實施形態的半導體裝置之製造方法之說明圖。 3A to 3F are explanatory diagrams showing the manufacturing method of the semiconductor device of the first embodiment.
在有關本實施形態之半導體裝置之製造方法中,首先,於形成有複數的凸塊22之附有凸塊晶圓2之凸塊形成面2A,形成樹脂13。具體而言,如圖3A~圖3C所示地,經由具備:將接著薄片1之樹脂層13貼合於附有凸塊晶圓2之凸塊形成面2A的工程(接著薄片貼著工程),和將切割膠帶3貼合於附有凸塊晶圓2之背面的工程(切割膠帶貼著工程),和將接著薄片1之支持體層11及黏著劑層12,自樹脂層13剝離的工程(支持體剝離工程)之方法之時,於形成有複數的凸塊22之附有凸塊晶圓2之凸塊形成面2A,形成樹脂層13。
In the manufacturing method of the semiconductor device according to this embodiment, first, the
在有關本實施形態之半導體裝置之製造方法中,接著,如圖3D所示,於樹脂層13施以電漿處理,除去被覆
凸塊22表面之樹脂層13(電漿處理工程)。
In the method of manufacturing the semiconductor device of this embodiment, next, as shown in FIG. 3D, plasma treatment is applied to the
並且,如圖3E及圖3F所示,經由具備:經由切割刀而切割附有凸塊晶圓2之工程(切割工程),和拾取經由切割而個片化之附有凸塊晶片2a,接著固定於被著體之基板4之工程(接合工程)之方法,電性連接加以除去樹脂層13,而露出有表面之凸塊22,和基板4之電極42。
And, as shown in FIG. 3E and FIG. 3F, by having: a process of cutting bump-attached
以下,對於接著薄片貼著工程,切割膠帶貼著工程,支持體剝離工程,電漿處理工程,切割工程及接合工程,更詳細地加以說明。 Hereinafter, the adhesive sheet pasting process, the dicing tape pasting process, the support peeling process, the plasma processing process, the cutting process, and the joining process will be described in more detail.
在接著薄片貼著工程中,如圖3A所示,將接著薄片1之樹脂層13,貼合於附有凸塊晶圓2之凸塊22之所形成的面(凸塊形成面2A)。
In the sheet bonding process, as shown in FIG. 3A, the
在此,作為貼著方法係可採用公知的方法,並無特別加以限定,但經由壓著之方法為佳。壓著係通成,經由壓著滾軸等而按壓同時進行。壓著的條件係無特別加以限定,但壓著溫度係40℃以上120℃以下者為佳。滾軸壓力係0.1MPa以上20MPa以下者為佳。壓著速度係1mm/sec以上20mm/sec以下者為佳。 Here, as the bonding method, a known method can be used, and it is not particularly limited, but a method by pressing is preferable. The pressing system is complete, and pressing is performed simultaneously via pressing rollers or the like. The conditions for pressing are not particularly limited, but the pressing temperature is preferably 40°C or more and 120°C or less. The roller pressure is preferably 0.1MPa or more and 20MPa or less. The pressing speed is preferably 1mm/sec or more and 20mm/sec or less.
另外,接著薄片1之樹脂層13之厚度係作為較凸塊22之高度尺寸為小者為佳,而凸塊22之高度尺寸之0.8倍以下者為更佳,而凸塊22之高度尺寸之0.1倍以上0.7倍以下者則特別理想。樹脂層13之厚度則如為前述上限以下時,可將被覆凸塊22表面之樹脂層13,作為更薄者,而可在後述之電漿處理工程容易地除去。
In addition, the thickness of the
在切割膠帶貼著工程中,如圖3B所示,將貼合膠帶3,貼合於附有凸塊晶圓2之凸塊22之未形成的面(背面2B)。
In the dicing tape pasting process, as shown in FIG. 3B, the
在此,作為貼著方法係可採用公知的方法,並無特別加以限定,但經由壓著之方法為佳。壓著係通成,經由壓著滾輪等而按壓同時進行。壓著條件係無特別加以限定,而可作適宜設定。另外,對於貼合膠帶3,亦可使用公知的切割膠帶。
Here, as the bonding method, a known method can be used, and it is not particularly limited, but a method by pressing is preferable. The pressing system is complete, and pressing is performed simultaneously by pressing the rollers and the like. The pressing conditions are not particularly limited, and can be appropriately set. In addition, for the
在支持體剝離工程中,如圖3C所示,將接著薄片1之支持體層11及黏著劑層12,自樹脂層13剝離。
In the support peeling process, as shown in FIG. 3C, the
對於黏著劑層12為具有紫外線硬化性的情況,係因應必要而自支持體層11側照射紫外線。經由此,黏著劑層12則硬化,黏著劑層12與樹脂層13之界面的接著力則下降,而成為容易自樹脂層13剝離黏著劑層12。
When the
在電漿處理工程中,如圖3D所示,於樹脂層13施以電漿處理,除去被覆凸塊22表面的樹脂層13。在此樹脂層13係可因應其目的而除去。例如,如為露出有表面之凸塊22,和基板4之電極42的電性連接為目的時,如可做電性連接之程度而除去即可。具體而言,從連接信賴性與樹脂層13之機能的確保的平衡觀點,可調整樹脂層13之除去量。
In the plasma treatment process, as shown in FIG. 3D, a plasma treatment is applied to the
進行電漿處理之電漿處理裝置係無特別加以限定,可使用公知的電漿處理裝置者。另外,電漿處理的條件係因應樹脂層13之種類等而有所差異,並無特別加以限定,
例如,可採用如以下的條件。
The plasma processing device for plasma processing is not particularly limited, and a known plasma processing device can be used. In addition, the conditions of the plasma treatment vary depending on the type of the
作為在電漿處理之處理氣體,係從樹脂層之除去性的觀點,可舉出氧,氬,三氟化甲烷,四氟化甲烷及六氟化硫等。此等之中,從對於樹脂層則含有二氧化矽等之無機充填材之情況,除去性亦為優越之觀點,選自三氟化甲烷,四氟化甲烷及六氟化硫的群之至少1種為佳,而六氟化硫則更佳。另外,此等之處理氣體係可單獨使用1種,或併用2種以上均可。 As the processing gas in the plasma processing, from the viewpoint of the removability of the resin layer, oxygen, argon, trifluoromethane, tetrafluoromethane, and sulfur hexafluoride can be mentioned. Among these, from the viewpoint that the resin layer contains inorganic fillers such as silicon dioxide, the removability is also superior. At least one selected from the group consisting of trifluoromethane, tetrafluoromethane and sulfur hexafluoride One is better, and sulfur hexafluoride is even better. In addition, these processing gas systems may be used alone or in combination of two or more.
在電漿處理之處理氣體的流量係從效率佳地除去樹脂層之觀點,1cm3/min以上1000cm3/min以下者為佳,而10cm3/min以上100cm3/min以下者為更佳。 The flow rate of the processing gas in the plasma treatment is from the viewpoint of efficiently removing the resin layer, preferably 1 cm 3 /min or more and 1000 cm 3 /min or less, and more preferably 10 cm 3 /min or more and 100 cm 3 /min or less.
在電漿處理之處理壓力係從效率佳地除去樹脂層之觀點,1Pa以上3000Pa以下者為佳,而10Pa以上200Pa以下者則為更佳。 In the plasma treatment, the treatment pressure is from the viewpoint of efficiently removing the resin layer, preferably 1 Pa or more and 3000 Pa or less, and more preferably 10 Pa or more and 200 Pa or less.
在電漿處理之輸出係從效率佳地除去樹脂層之觀點,10W以上600W以下者為佳。 In terms of the output of the plasma treatment from the viewpoint of removing the resin layer efficiently, 10W or more and 600W or less is preferable.
在電漿處理之處理時間係從效率佳地除去樹脂層之觀點,30秒以上60分鐘以下者為佳。 The treatment time in the plasma treatment is from the viewpoint of efficiently removing the resin layer, and 30 seconds or more and 60 minutes or less is preferable.
在切割工程中,如圖3E所示,經由切割刀而切割附有凸塊晶圓2。由如此作為,可將附有凸塊晶圓2個片化為附有凸塊晶片2a。
In the dicing process, as shown in FIG. 3E, the bump-attached
切割裝置係無特別加以限定,而可使用公知的切割裝置者。另外,對於切割條件,亦無特別加以限定。然而,取代切割片,而使用雷射切割及隱形切割等。 The cutting device is not particularly limited, and a known cutting device can be used. In addition, the cutting conditions are not particularly limited. However, instead of cutting chips, laser cutting and stealth cutting are used.
在接合工程中,如圖3F所示,拾取經由切割而個片化之附有凸塊晶片2a,接著固定於具備基材41與電極42之基板4。附有凸塊晶片2a之凸塊22係加以除去樹脂層13,而露出表面之故,可電性連接凸塊22,和基板4之電極42者。
In the bonding process, as shown in FIG. 3F, the bump-attached
作為基板4係無特別加以限定,但可使用引線架,配線基板,以及形成有電路於表面之矽晶圓及矽晶片等。作為基材41之材質係無特別加以限定,但可舉出陶瓷及塑料等。另外,作為塑料係可舉出環氧,雙馬來酸酐縮亞胺三嗪,及聚醯亞胺等。
The
在接合工程中係亦可因應必要而施以加熱處理,使接著劑硬化。 In the joining process, heat treatment may be applied as necessary to harden the adhesive.
加熱處理的條件係可因應接著劑之種類等而作適宜設定。 The conditions of the heat treatment can be appropriately set according to the type of adhesive, etc.
在接合工程中係亦可因應必要而施以迴焊處理,使附有凸塊晶片2a的凸塊22熔融,而使附有凸塊晶片2a與基板4焊錫接合。
In the bonding process, a reflow process may be applied as necessary to melt the
迴焊處理的條件係可因應焊錫之種類等而作適宜設定。 The conditions of the reflow treatment can be appropriately set according to the type of solder, etc.
由如以上作為,可製造半導體裝置100者。
As described above, the
如根據本實施形態,可得到如以下的作用效果者。 According to this embodiment, the following effects can be obtained.
(1)由對於此樹脂層13而言施以電漿處理者,可除
去被覆凸塊22表面之樹脂層13。電漿處理係可均一地對於凸塊形成面2A上之樹脂層全面進行處理。因此,可將被覆凸塊22的表面之樹脂層13,較機械性地除去,以簡便且效率佳地除去。另外,自凸塊22之側方而視之剖面形狀則即使為半圓形,半橢圓形,圓形,長方形或台形之情況,亦可除去被覆凸塊22表面之樹脂層13。更且,在電漿處理中,未削去凸塊22而可容易地僅除去被覆凸塊22表面的樹脂層13。
(1) By applying plasma treatment to this
(2)由電性連接加以除去被覆凸塊22表面之樹脂層13,而加以露出表面的凸塊22,和基板4之電極42者,可經由露出表面的凸塊22,而以焊錫接合而連接凸塊晶片2a與基板4之電極彼此。由如此作為,可得到對於連接信賴性優越之半導體裝置100。
(2) The
(3)於凸塊晶片2a之凸塊形成面2A,可設置為了接著凸塊晶片2a與基板4之接著劑層(樹脂層13)者。
(3) The
(4)因於附有凸塊晶圓2設置樹脂層13,進行電漿處理之後,個片化為凸塊晶片2a之故,可彙整設置樹脂層13於複數之凸塊晶片2a者。
(4) Since the
以下,依據圖面而加以說明本發明之第二實施形態。 Hereinafter, the second embodiment of the present invention will be described based on the drawings.
然而,本實施形態之接著薄片1及基板4係自與在前述第一實施形態之接著薄片1及基板4各實質上同樣之情況,其詳細說明係省略或簡略化。
However, the
圖4A~圖4D係顯示有關第二實施形態的半導體裝置之製造方法之說明圖。 4A to 4D are explanatory diagrams showing the manufacturing method of the semiconductor device of the second embodiment.
在前述第一實施形態中,在形成樹脂層13於附有凸塊晶圓2之後,施以電漿處理,之後,經由切割而個片化為凸塊晶片2a。對此,在第二實施形態中,在於預先加以個片化之凸塊晶片2a,形成樹脂層13之後,施以電漿處理。
In the foregoing first embodiment, after the
在有關本實施形態之半導體裝置之製造方法中,首先,於形成有複數的凸塊22之附有凸塊晶片2a之凸塊形成面2A,形成樹脂層13。具體而言,如圖4A及圖4B所示地,經由具備:將接著薄片1之樹脂層13貼合於凸塊晶片2a之凸塊形成面2A的工程(接著薄片貼著工程),和將接著薄片1之支持體層11及黏著劑層12,自樹脂層13剝離的工程(支持體剝離工程)之方法之時,於形成有複數的凸塊22之附有凸塊晶片2a之凸塊形成面2A,形成樹脂層13。
In the manufacturing method of the semiconductor device according to this embodiment, first, the
在有關本實施形態之半導體裝置之製造方法中,接著,如圖4C所示,於樹脂層13施以電漿處理,除去被覆凸塊22表面之樹脂層13(電漿處理工程)。
In the method of manufacturing the semiconductor device of this embodiment, next, as shown in FIG. 4C, plasma treatment is applied to the
並且,如圖4D所示,經由具備:拾取附有凸塊晶片2a,接著固定於被著體之基板4之工程(接合工程)之方法之時,而電性連接加以除去樹脂層13,露出有表面之凸塊22,和基板4之電極42。
And, as shown in FIG. 4D, when the process (bonding process) of picking up the bumped
對於在本實施形態之接著薄片貼著工程,支持體剝離 工程,電漿處理工程及接合工程,係可採用與在前述第一實施形態之接著薄片貼著工程,支持體剝離工程,電漿處理工程及接合工程同樣的方法。 For the adhesive sheet pasting process in this embodiment, the support is peeled off The process, the plasma treatment process, and the joining process can use the same methods as the adhesive sheet pasting process, the support peeling process, the plasma treatment process, and the joining process in the aforementioned first embodiment.
如根據本實施形態,可得到與在前述第一實施形態之作用效果(1)~(3)同樣的作用效果者。 According to this embodiment, it is possible to obtain the same effects as the effects (1) to (3) in the aforementioned first embodiment.
本發明係未加以限定於前述之實施形態,而在可達成本發明之目的之範圍的變形,改良等係含於本發明。 The present invention is not limited to the foregoing embodiments, and modifications, improvements, etc., within the scope of achieving the purpose of the invention are included in the present invention.
例如,在前述的實施形態中,樹脂層13係作為為了接著附有凸塊晶片2a與基板4之接著劑層而加以設置,但並不限定於此。即,在本發明中,可將樹脂層,因應各種目的而設置者。例如,樹脂層13係亦可作為為了補強附有凸塊晶片2a與基板4之下填充材層而加以設置。另外,樹脂層13係亦可作為為了保護附有凸塊晶圓2或附有凸塊晶片2a之保護層而加以設置。然而,如此情況,作為樹脂層13之材料,係作為下填充材或保護層之材料而可使用公知的材料者。
For example, in the foregoing embodiment, the
在前述的實施形態中,樹脂層13係接觸於附有凸塊晶片2a與基板4之雙方,但並不限定於此。例如,對於樹脂層13則作為為了保護附有凸塊晶片2a之保護層而加以設置之情況,樹脂層13係如接觸於附有凸塊晶片2a,以及未接觸基板4均可。
In the aforementioned embodiment, the
在前述的實施形態中,作為附有凸塊構件,使用附有
凸塊晶圓2或附有凸塊晶片2a,但並不限定於此。例如,附有凸塊構件係為具有凸塊之封裝(例如,BGA(Ball grid array)、CSP(Chip size package)等)亦可。
In the foregoing embodiment, as the bump-attached member, the attached
The
在前述的實施形態,使用接著薄片1而將樹脂層13形成於凸塊形成面2A,而被覆凸塊22,但並不限定於此。例如,經由使樹脂組成物,塗佈於凸塊形成面2A而加以硬化之時,形成樹脂層13,被覆凸塊22亦可。
In the foregoing embodiment, the
在前述的實施形態中,使用具備支持體層11,黏著劑層12及樹脂層13之接著薄片1,但並不限定於此。例如,接著薄片1係亦可為具備支持體層11及樹脂層13之層積薄片。此情況,在支持體剝離工程中,如自樹脂層13剝離支持體層11即可。
In the aforementioned embodiment, the
以下,舉出實施例而更詳細地說明本發明,但本發明係未任何限定於此等之實施例。 Hereinafter, examples are given to explain the present invention in more detail, but the present invention is not limited to these examples at all.
準備附有凸塊晶片(晶片的尺寸:6mm×6mm、晶片的厚度:200μm、凸塊的種類:球型凸塊,凸塊的高度:200μm、凸塊的直徑:250μm、凸塊的間距:400μm)。另外,準備具備下述樹脂組成物所成之樹脂層,和黏著劑層(UV硬化系),支持體層之層積薄片。 Prepare a wafer with bumps (size of wafer: 6mm×6mm, thickness of wafer: 200μm, type of bump: ball bump, bump height: 200μm, bump diameter: 250μm, bump pitch: 400μm). In addition, prepare a laminated sheet including a resin layer made of the following resin composition, an adhesive layer (UV curing system), and a support layer.
丙烯酸聚合物:100質量份 Acrylic polymer: 100 parts by mass
環氧樹脂:30質量份 Epoxy resin: 30 parts by mass
環氧樹脂硬化劑:1質量份 Epoxy resin hardener: 1 part by mass
將層積薄片之樹脂層貼合於附有凸塊晶片之凸塊形成面之後,自層積薄片側進行UV照射(積算光量:150mJ/cm2),使層積薄片的黏著劑層硬化。之後,將層積薄片的支持體層及黏著劑層,自樹脂層剝離,而於此樹脂層,施以熱處理(處理溫度:130℃,處理時間:2小時)。由如此作為,形成樹脂層於附有凸塊晶片之凸塊形成面。並且,於此附有凸塊晶片之樹脂層,以下述的條件,施以電漿處理,除去被覆凸塊表面之樹脂層,而得到附有樹脂層形成凸塊晶片。 After bonding the resin layer of the laminated sheet to the bump forming surface of the bump-attached wafer, UV irradiation (integrated light amount: 150 mJ/cm 2 ) from the laminated sheet side is performed to harden the adhesive layer of the laminated sheet. After that, the support layer and the adhesive layer of the laminated sheet were peeled from the resin layer, and the resin layer was subjected to heat treatment (treatment temperature: 130° C., treatment time: 2 hours). In this way, a resin layer is formed on the bump forming surface of the bump-attached wafer. In addition, the resin layer of the bump-attached wafer is subjected to plasma treatment under the following conditions to remove the resin layer covering the bump surface to obtain a resin-attached bump wafer.
處理氣體:氬 Processing gas: Argon
處理氣體的流量:40cm3/min Flow rate of processing gas: 40cm 3 /min
處理壓力:100Pa Processing pressure: 100Pa
輸出:250W Output: 250W
處理時間:15分鐘 Processing time: 15 minutes
沖淨:1次 Rinse: 1 time
以掃描型電子顯微鏡(SEM)而觀察所得到之附有樹脂層形成凸塊晶片的凸塊表面,依照下述基準而評估樹脂層之除去性。將所得到之結果,示於表1。 The bump surface of the obtained bumped wafer with a resin layer was observed with a scanning electron microscope (SEM), and the removability of the resin layer was evaluated according to the following criteria. The results obtained are shown in Table 1.
A:可無殘渣而完全地除去凸塊上的樹脂層。 A: The resin layer on the bump can be completely removed without residue.
B:可大略除去凸塊上之樹脂層,但些微殘留有殘渣。 B: The resin layer on the bumps can be roughly removed, but some residues remain.
C:未加以除去凸塊上的樹脂層而殘留。 C: The resin layer on the bump is not removed and remains.
依照表1所示之條件,除變更在電漿處理之處理氣體的種類及流量以外係與實施例1同樣作為,而得到附有樹脂層形成凸塊晶片。 According to the conditions shown in Table 1, except for changing the type and flow rate of the processing gas in the plasma treatment, the same procedure as in Example 1 was performed to obtain a resin layer forming bump wafer.
以掃描型電子顯微鏡(SEM)而觀察所得到之附有樹脂層形成凸塊晶片的凸塊表面,依照與實施例1同樣的基準而評估樹脂層之除去性。將所得到之結果,示於表1。 The bump surface of the obtained bumped wafer with a resin layer was observed with a scanning electron microscope (SEM), and the removability of the resin layer was evaluated according to the same criteria as in Example 1. The results obtained are shown in Table 1.
除未施以電漿處理以外,係實施例1同樣作為,而得到附有樹脂層形成凸塊晶片。 Except that the plasma treatment was not applied, the same procedure as in Example 1 was used to obtain a bump wafer with a resin layer.
以掃描型電子顯微鏡(SEM)而觀察所得到之附有樹脂層形成凸塊晶片的凸塊表面,依照與實施例1同樣的基準而評估樹脂層之除去性。將所得到之結果,示於表1。 The bump surface of the obtained bumped wafer with a resin layer was observed with a scanning electron microscope (SEM), and the removability of the resin layer was evaluated according to the same criteria as in Example 1. The results obtained are shown in Table 1.
自表1所示之結果了解到,在實施例1~7所得到之附有樹脂層形成凸塊晶片中,確認到可除去凸塊上的樹脂者。因此,由電性地連接加以除去樹脂層,而加以露出表面的凸塊,和基板的電極者,可效率佳地製造對於連接信賴性優越之半導體裝置。 From the results shown in Table 1, it is understood that among the bumped wafers with a resin layer obtained in Examples 1 to 7, it was confirmed that the resin on the bumps can be removed. Therefore, it is possible to efficiently manufacture a semiconductor device with excellent connection reliability by removing the resin layer by electrical connection, and adding the bumps on the surface and the electrodes of the substrate.
對此,在比較例1所得到之附有樹脂層形成凸塊晶片中,了解到殘留有凸塊上的樹脂者。 In contrast, in the bump wafer with a resin layer obtained in Comparative Example 1, it was found that the resin on the bumps remained.
除使用具備下述樹脂組成物所成之樹脂層,和黏著劑層(UV硬化系),和支持體層之層積薄片以外係與實施例1同樣作為,而得到附有樹脂層形成凸塊晶片。 The same procedure as in Example 1 was performed except that a resin layer composed of the following resin composition, an adhesive layer (UV curing system), and a laminated sheet of a support layer were used to obtain a bumped wafer with a resin layer .
丙烯酸聚合物:100質量份 Acrylic polymer: 100 parts by mass
環氧樹脂:30質量份 Epoxy resin: 30 parts by mass
二氧化矽充填劑:30質量份 Silica filler: 30 parts by mass
環氧樹脂硬化劑:1質量份 Epoxy resin hardener: 1 part by mass
以掃描型電子顯微鏡(SEM)而觀察所得到之附有樹脂層形成凸塊晶片的凸塊表面,依照與實施例1同樣的基準而評估樹脂層之除去性。將所得到之結果,示於表2。 The bump surface of the obtained bumped wafer with a resin layer was observed with a scanning electron microscope (SEM), and the removability of the resin layer was evaluated according to the same criteria as in Example 1. The results obtained are shown in Table 2.
依照表2所示之條件,除變更在電漿處理之處理氣體的種類及流量以外係與實施例8同樣作為,而得到附有樹脂層形成凸塊晶片。 In accordance with the conditions shown in Table 2, except for changing the type and flow rate of the processing gas in the plasma processing, the same procedure as in Example 8 was performed to obtain a resin layer forming bump wafer.
以掃描型電子顯微鏡(SEM)而觀察所得到之附有樹脂層形成凸塊晶片的凸塊表面,依照與實施例1同樣的基準而評估樹脂層之除去性。將所得到之結果,示於表2。 The bump surface of the obtained bumped wafer with a resin layer was observed with a scanning electron microscope (SEM), and the removability of the resin layer was evaluated according to the same criteria as in Example 1. The results obtained are shown in Table 2.
除未施以電漿處理以外,係實施例8同樣作為,而得到附有樹脂層形成凸塊晶片。 Except that the plasma treatment was not applied, Example 8 was used in the same manner to obtain a resin layer-formed bump wafer.
以掃描型電子顯微鏡(SEM)而觀察所得到之附有樹脂層形成凸塊晶片的凸塊表面,依照與實施例1同樣的基準而評估樹脂層之除去性。將所得到之結果,示於表2。 The bump surface of the obtained bumped wafer with a resin layer was observed with a scanning electron microscope (SEM), and the removability of the resin layer was evaluated according to the same criteria as in Example 1. The results obtained are shown in Table 2.
自表2所示之結果了解到,在實施例8~14所得到之附有樹脂層形成凸塊晶片中,確認到可除去凸塊上的樹脂者。因此,由電性地連接加以除去樹脂層,而加以露出表面的凸塊,和基板的電極者,可效率佳地製造對於連接信賴性優越之半導體裝置。 From the results shown in Table 2, it is understood that among the bumped wafers with a resin layer obtained in Examples 8 to 14, it was confirmed that the resin on the bumps can be removed. Therefore, it is possible to efficiently manufacture a semiconductor device with excellent connection reliability by removing the resin layer by electrical connection, and adding the bumps on the surface and the electrodes of the substrate.
另外,當比較實施例1~7與實施例8~14之結果時,了解到樹脂層則未含有二氧化矽充填劑之情況者,樹脂層之除去性則為優越。但在樹脂層則含有二氧化矽充填劑之情況,對於作為處理氣體而至少使用六氟化硫之情況,或作為處理氣體而併用四氟化甲烷及氧之情況,均確認到樹脂層之除去性則為優越者。 In addition, when comparing the results of Examples 1 to 7 and Examples 8 to 14, it is understood that the resin layer does not contain a silica filler, and the resin layer has superior removability. However, when the resin layer contains silica filler, when at least sulfur hexafluoride is used as the processing gas, or when tetrafluoromethane and oxygen are used as the processing gas, the removal of the resin layer is confirmed. Sex is superior.
對此,在比較例2所得到之附有樹脂層形成凸塊晶片中,了解到殘留有凸塊上的樹脂者。 In contrast, in the bumped wafer with a resin layer obtained in Comparative Example 2, it was found that resin on the bumps remained.
2‧‧‧附有凸塊晶圓 2‧‧‧Bumped wafer
3‧‧‧切割膠帶 3‧‧‧Cutting tape
13‧‧‧樹脂層 13‧‧‧Resin layer
21‧‧‧半導體晶圓 21‧‧‧Semiconductor Wafer
22‧‧‧凸塊 22‧‧‧ bump
Claims (4)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015109679 | 2015-05-29 | ||
| JP2015-109679 | 2015-05-29 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201715623A TW201715623A (en) | 2017-05-01 |
| TWI697968B true TWI697968B (en) | 2020-07-01 |
Family
ID=57441928
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW105109228A TWI697968B (en) | 2015-05-29 | 2016-03-24 | Manufacturing method of semiconductor device |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP6698647B2 (en) |
| TW (1) | TWI697968B (en) |
| WO (1) | WO2016194431A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6754938B2 (en) * | 2016-03-11 | 2020-09-16 | パナソニックIpマネジメント株式会社 | Electrode bonding method |
| TWI825080B (en) * | 2018-03-30 | 2023-12-11 | 日商琳得科股份有限公司 | Method for manufacturing semiconductor chip |
| WO2020110619A1 (en) * | 2018-11-27 | 2020-06-04 | リンテック株式会社 | Semiconductor device manufacturing method |
| CN113169064A (en) | 2018-11-27 | 2021-07-23 | 琳得科株式会社 | Method for manufacturing semiconductor device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005093774A (en) * | 2003-09-18 | 2005-04-07 | Fuji Electric Holdings Co Ltd | Semiconductor device, ultra-small power converter, and manufacturing method thereof |
| TW200629416A (en) * | 2005-02-09 | 2006-08-16 | Fujitsu Ltd | Semiconductor device and fabrication method thereof |
| TW200741903A (en) * | 2005-08-22 | 2007-11-01 | Hitachi Chem Dupont Microsys | Method of manufacturing a semiconductor apparatus |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62136049A (en) * | 1985-12-10 | 1987-06-19 | Fuji Electric Co Ltd | Manufacture of semiconductor device |
| US6338980B1 (en) * | 1999-08-13 | 2002-01-15 | Citizen Watch Co., Ltd. | Method for manufacturing chip-scale package and manufacturing IC chip |
| JP2002299505A (en) * | 2001-03-29 | 2002-10-11 | Nippon Steel Chem Co Ltd | Method for manufacturing semiconductor device |
| JP2003282614A (en) * | 2002-03-20 | 2003-10-03 | Seiko Epson Corp | Semiconductor device and manufacturing method thereof |
| TWI326910B (en) * | 2003-03-31 | 2010-07-01 | Sanyo Electric Co | Semiconductor module and method for making same |
| JP4638768B2 (en) * | 2005-05-20 | 2011-02-23 | 三井金属鉱業株式会社 | Film carrier tape with capacitor circuit and manufacturing method thereof, surface mount film carrier tape with capacitor circuit and manufacturing method thereof |
| JP2013021119A (en) * | 2011-07-11 | 2013-01-31 | Shin Etsu Chem Co Ltd | Wafer-level underfill agent composition, semiconductor device using the same and manufacturing method therefor |
-
2016
- 2016-03-09 JP JP2017521714A patent/JP6698647B2/en active Active
- 2016-03-09 WO PCT/JP2016/057437 patent/WO2016194431A1/en not_active Ceased
- 2016-03-24 TW TW105109228A patent/TWI697968B/en active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005093774A (en) * | 2003-09-18 | 2005-04-07 | Fuji Electric Holdings Co Ltd | Semiconductor device, ultra-small power converter, and manufacturing method thereof |
| TW200629416A (en) * | 2005-02-09 | 2006-08-16 | Fujitsu Ltd | Semiconductor device and fabrication method thereof |
| TW200741903A (en) * | 2005-08-22 | 2007-11-01 | Hitachi Chem Dupont Microsys | Method of manufacturing a semiconductor apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2016194431A1 (en) | 2016-12-08 |
| JPWO2016194431A1 (en) | 2018-03-22 |
| JP6698647B2 (en) | 2020-05-27 |
| TW201715623A (en) | 2017-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2011181822A (en) | Method of fabricating semiconductor device | |
| TWI697968B (en) | Manufacturing method of semiconductor device | |
| JP7317187B2 (en) | Semiconductor device manufacturing method | |
| TWI786491B (en) | Semiconductor device and manufacturing method thereof | |
| KR20140017544A (en) | Pre-cut wafer applied underfill film on dicing tape | |
| JP2017103362A (en) | Manufacturing method of semiconductor device | |
| TWI744253B (en) | Manufacturing method of semiconductor device | |
| WO2008038345A1 (en) | Method for manufacturing semiconductor device | |
| JP2000228465A (en) | Semiconductor device and manufacturing method thereof | |
| TW202029309A (en) | Method for manufacturing electronic component package | |
| CN109300794B (en) | Package structure and method of forming the same | |
| JP2017084903A (en) | Method of manufacturing semiconductor device | |
| JP7438973B2 (en) | Manufacturing method of semiconductor device | |
| TWI739944B (en) | Manufacturing method of semiconductor device | |
| TWI832923B (en) | Semiconductor device manufacturing method | |
| JP4978244B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP2005045041A (en) | Semiconductor package and manufacturing method thereof | |
| CN111819671A (en) | Semiconductor device and method of manufacturing the same | |
| JP2006140304A (en) | Method of grinding wafer |