[go: up one dir, main page]

TWI675386B - Electronic parts - Google Patents

Electronic parts Download PDF

Info

Publication number
TWI675386B
TWI675386B TW107113730A TW107113730A TWI675386B TW I675386 B TWI675386 B TW I675386B TW 107113730 A TW107113730 A TW 107113730A TW 107113730 A TW107113730 A TW 107113730A TW I675386 B TWI675386 B TW I675386B
Authority
TW
Taiwan
Prior art keywords
outer peripheral
peripheral surface
terminals
terminal
electronic component
Prior art date
Application number
TW107113730A
Other languages
Chinese (zh)
Other versions
TW201905947A (en
Inventor
浅田智史
Original Assignee
日商村田製作所股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商村田製作所股份有限公司 filed Critical 日商村田製作所股份有限公司
Publication of TW201905947A publication Critical patent/TW201905947A/en
Application granted granted Critical
Publication of TWI675386B publication Critical patent/TWI675386B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01GCAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G4/00Fixed capacitors; Processes of their manufacture
    • H01G4/30Stacked capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Ceramic Capacitors (AREA)

Abstract

本發明之課題在於,於具備配置於第1側面之端子、及配置於與第1側面對向之第2側面之端子的電子零件中抑制隔離之劣化。 An object of the present invention is to suppress deterioration of isolation in an electronic component including a terminal disposed on a first side and a terminal disposed on a second side opposite to the first side.

本發明之電子零件(1)具備配置於第1側面(SA)之複數個端子(P1~P3)、及配置於與第1側面(SA)對向之第2側面(SB)之複數個端子(P4~P6)。配置於第1側面(SA)之複數個端子(P1~P3)係配置於第1側面(SA)中之和與配置於第2側面(SB)之複數個端子(P4~P6)之對向區域(14~16)中之任一者均錯開之區域。配置於第2側面(SB)之複數個端子(P4~P6)係配置於第2側面(SB)中之和與配置於第1側面(SA)之複數個端子(P1~P3)之對向區域(11~13)中之任一者均錯開之區域。 The electronic component (1) of the present invention includes a plurality of terminals (P1 to P3) arranged on a first side (SA), and a plurality of terminals arranged on a second side (SB) opposite to the first side (SA). (P4 ~ P6). The plurality of terminals (P1 ~ P3) arranged on the first side (SA) is the opposite of the sum of the terminals arranged on the first side (SA) and the plurality of terminals (P4 ~ P6) arranged on the second side (SB). Areas where any one of the areas (14-16) is staggered. The terminals (P4 ~ P6) arranged on the second side (SB) are opposite to the sum of the terminals arranged on the second side (SB) and the terminals (P1 ~ P3) arranged on the first side (SA). Areas in which any one of the areas (11 to 13) is staggered.

Description

電子零件    Electronic parts   

本發明係關於一種長方體狀之電子零件。 The invention relates to a rectangular parallelepiped electronic component.

於國際公開WO2012/124374號公報(專利文獻1)中揭示有一種長方體狀之電子零件。該電子零件具備分別配置於相互對向之第1、第2外周面之第1、第2外部電極。第1、第2外部電極分別配置於第1、第2外周面中之相互對向之區域。 A cuboid-shaped electronic component is disclosed in International Publication No. WO2012 / 124374 (Patent Document 1). This electronic component includes first and second external electrodes arranged on first and second outer peripheral surfaces that face each other. The first and second external electrodes are respectively disposed in mutually opposing regions on the first and second outer peripheral surfaces.

[先前技術文獻] [Prior technical literature]

[專利文獻] [Patent Literature]

[專利文獻1]國際公開W02012/124374號公報 [Patent Document 1] International Publication WO2012 / 124374

然而,若如專利文獻1所揭示之電子零件般將第1、第2外部電極配置於相互對向之區域,則電極彼此之對向面積變大,因此有第1、第2外部電極彼此發生電容耦合而導致隔離劣化(訊號洩漏增加)之虞。尤其是,電極彼此之電容耦合度與電極彼此之對向面積成正比且與電極間之距離成反比,若電子零件之小型化發展,則電極間之距離(第1、第2外周面間之距離)縮短而電極彼此之電容耦合度會進一步變大,因此有隔離進一步劣化之顧慮。 However, if the first and second external electrodes are arranged in areas facing each other like the electronic component disclosed in Patent Document 1, the area where the electrodes face each other becomes larger, so that the first and second external electrodes occur with each other. Capacitive coupling may cause isolation degradation (increased signal leakage). In particular, the degree of capacitive coupling between electrodes is directly proportional to the opposing areas of the electrodes and inversely proportional to the distance between the electrodes. If the miniaturization of electronic components is developed, the distance between the electrodes (the first and second outer peripheral surfaces The distance) is shortened and the capacitive coupling between the electrodes is further increased, so there is a concern that the isolation is further deteriorated.

本發明係鑒於上述問題而完成者,其目的在於,在具備分別配置於相互對向之第1、第2外周面之第1、第2外部電極的電子零件中,抑制隔離之劣化。 The present invention has been made in view of the problems described above, and an object thereof is to suppress deterioration of isolation in an electronic component having first and second external electrodes that are respectively disposed on first and second outer peripheral surfaces facing each other.

(1)本發明之電子零件係具有相互對向之第1外周面及第2外周面之長方體狀者,且具備:複數個第1外部電極,該等分別具有配置於第1外周面上之第1部分且不具有配置於第2外周面上之第2部分;及至少1個第2外部電極,其具有第2部分且不具有第1部分。各第1外部電極之第1部分之至少一部分係配置於第1外周面中的和與第2外部電極之第2部分對向之區域錯開之區域。第2外部電極之第2部分之至少一部分係配置於第2外周面中的和分別與複數個第1外部電極之第1部分對向之複數個區域中之任一者均錯開之區域。 (1) The electronic component of the present invention has a rectangular parallelepiped shape with a first outer peripheral surface and a second outer peripheral surface facing each other, and includes a plurality of first external electrodes, each of which has an outer peripheral surface disposed on the first outer peripheral surface. The first portion does not include a second portion disposed on the second outer peripheral surface; and at least one second external electrode includes the second portion and does not include the first portion. At least a part of the first part of each of the first external electrodes is an area disposed in the first outer peripheral surface and staggered from a region facing the second part of the second external electrode. At least a part of the second portion of the second external electrode is an area disposed on the second outer peripheral surface and staggered from any one of the plurality of areas facing the first portion of the plurality of first external electrodes.

根據上述構成,各第1外部電極之第1部分之至少一部分及第2外部電極之第2部分之至少一部分係配置於不相互對向之區域。因此,與各第1外部電極之第1部分全部及第2外部電極之第2部分全部配置於相互對向之區域之情形相比,複數個第1外部電極之各者與第2外部電極之對向面積變小,因此能減小第1、第2外部電極彼此之電容耦合度。其結果,於具備分別配置於相互對向之第1、第2外周面之第1、第2外部電極的電子零件中,可抑制隔離之劣化。 According to the above-mentioned configuration, at least a part of the first part of each of the first external electrodes and at least a part of the second part of the second external electrodes are disposed in areas not facing each other. Therefore, compared with a case where all of the first part of each of the first external electrodes and all of the second part of the second external electrodes are disposed in areas facing each other, each of the plurality of first external electrodes and the second external electrode Since the facing area is reduced, the degree of capacitive coupling between the first and second external electrodes can be reduced. As a result, in the electronic component provided with the first and second external electrodes respectively disposed on the first and second outer peripheral surfaces facing each other, deterioration of isolation can be suppressed.

(2)於某一實施形態中,電子零件具備複數個第2外部電極。各第1外部電極之第1部分之至少一部分係配置於第1外周面中的和分別與複數個第2外部電極之第2部分對向之複數個區域中之任一者均錯開之區域。各第2外部電極之第2部分之至少一部分係配置於第2外周面中的和分別與複數個第1外部電極之第1部分對向之複數個區域中之任一者均錯開之區域。 (2) In one embodiment, the electronic component includes a plurality of second external electrodes. At least a part of the first part of each of the first external electrodes is an area arranged in the first outer peripheral surface and staggered from any one of a plurality of areas facing the second part of the plurality of second external electrodes. At least a part of the second part of each of the second external electrodes is an area disposed in the second outer peripheral surface and staggered from any one of a plurality of areas facing the first part of the plurality of first external electrodes.

根據上述構成,於電子零件具備複數個第1外部電極及複數個第2外部電極之情形時,亦可抑制複數個第1外部電極之各者與複數個第2外部電 極之各者之電容耦合。 According to the above configuration, when the electronic component includes the plurality of first external electrodes and the plurality of second external electrodes, the capacitive coupling between each of the plurality of first external electrodes and each of the plurality of second external electrodes can be suppressed. .

(3)於某一實施形態中,各第1外部電極之第1部分全部配置於第1外周面中的和分別與複數個第2外部電極之第2部分對向之複數個區域中之任一者均錯開之區域。各第2外部電極之第2部分全部配置於第2外周面中的和分別與複數個第1外部電極之第1部分對向之複數個區域中之任一者均錯開之區域。 (3) In one embodiment, all of the first portions of each of the first external electrodes are arranged in the first outer peripheral surface and any one of a plurality of areas opposed to the second portion of the plurality of second external electrodes, respectively. Areas where both are staggered. The second portions of each second external electrode are all arranged in the second outer peripheral surface and a region staggered from any one of a plurality of regions opposed to the first portion of the plurality of first external electrodes.

根據上述構成,各第1外部電極之第1部分全部及各第2外部電極之第2部分全部配置於不相互對向之區域。因此,與各第1外部電極之第1部分之一部分及各第2外部電極之第2部分之一部分配置於不相互對向之區域之情形相比,複數個第1外部電極之各者與複數個第2外部電極之各者之對向面積進一步變小(成為0),因此能使第1、第2外部電極彼此之電容耦合度更小。 According to the above configuration, all of the first portions of each of the first external electrodes and the second portions of each of the second external electrodes are arranged in areas not facing each other. Therefore, as compared with a case where a part of the first part of each of the first external electrodes and a part of the second part of each of the second external electrodes are arranged in areas that do not face each other, each of the plurality of first external electrodes is plural and plural. Since the opposing area of each of the second external electrodes is further reduced (becomes 0), the degree of capacitive coupling between the first and second external electrodes can be made smaller.

(4)於某一實施形態中,電子零件進而具有:第3外周面,其連接於第1外周面及第2外周面;以及第4外周面,其連接於第1外周面及第2外周面,且與第3外周面對向。第1外周面與第2外周面之距離較第3外周面與第4外周面之距離短。 (4) In one embodiment, the electronic component further includes a third outer peripheral surface connected to the first outer peripheral surface and the second outer peripheral surface; and a fourth outer peripheral surface connected to the first outer peripheral surface and the second outer peripheral surface. And facing the third outer periphery. The distance between the first outer peripheral surface and the second outer peripheral surface is shorter than the distance between the third outer peripheral surface and the fourth outer peripheral surface.

根據上述構成,有第1、第2外周面間之距離較第3、第4外周面間之距離短,相應地,第1、第2外部電極間之電容耦合度變大之顧慮。然而,根據上述構成,各第1外部電極之第1部分之至少一部分及第2外部電極之第2部分之至少一部分係配置於不相互對向之區域。藉此,複數個第1外部電極之各者與第2外部電極之對向面積變小,因此可抑制第1、第2外部電極彼此之電容耦合度變大。 According to the above configuration, the distance between the first and second outer peripheral surfaces is shorter than the distance between the third and fourth outer peripheral surfaces, and accordingly, the degree of capacitive coupling between the first and second external electrodes may increase. However, according to the above-mentioned configuration, at least a part of the first part of each of the first external electrodes and at least a part of the second part of the second external electrodes are disposed in areas not facing each other. Thereby, the opposing area of each of the plurality of first external electrodes and the second external electrode is reduced, and therefore, the degree of capacitive coupling between the first and second external electrodes can be suppressed from increasing.

(5)於某一實施形態中,電子零件具備:第3外部電極,其具有配置於第3外周面之第3部分;及第4外部電極,其具有配置於第4外周面之第4部分。第3外部電極之第3部分之至少一部分係配置於第3外周面中的和與第4 外部電極之第4部分對向之區域錯開之區域。第4外部電極之第4部分之至少一部分係配置於第4外周面中的和與第3外部電極之第3部分對向之區域錯開之區域。 (5) In one embodiment, the electronic component includes a third external electrode having a third portion disposed on the third outer peripheral surface, and a fourth external electrode having a fourth portion disposed on the fourth outer peripheral surface. . At least a part of the third part of the third external electrode is an area disposed in the third outer peripheral surface and staggered from a region facing the fourth part of the fourth external electrode. At least a part of the fourth portion of the fourth external electrode is an area disposed in the fourth outer peripheral surface and staggered from a region facing the third portion of the third external electrode.

根據上述構成,第3外部電極之第3部分之至少一部分及第4外部電極之第4部分之至少一部分亦配置於不相互對向之區域。因此,除了可抑制第1、第2外部電極彼此之電容耦合以外,還可抑制第3、第4外部電極彼此之電容耦合。 According to the above configuration, at least a part of the third part of the third external electrode and at least a part of the fourth part of the fourth external electrode are also disposed in areas not facing each other. Therefore, in addition to suppressing the capacitive coupling between the first and second external electrodes, it is also possible to suppress the capacitive coupling between the third and fourth external electrodes.

(6)於某一實施形態中,電子零件具備:第3外部電極,其具有配置於第3外周面之第3部分;及第4外部電極,其具有配置於第4外周面之第4部分。第3外部電極之第3部分係配置於第3外周面中之如下區域,該區域係較中央更靠近第1外部電極及第2外部電極中的與第3外周面之距離較大之電極。第4外部電極之第4部分係配置於第4外周面中之如下區域,該區域係較中央更靠近第1外部電極及第2外部電極中的與第4外周面之距離較大之電極。 (6) In an embodiment, the electronic component includes: a third external electrode having a third portion disposed on the third outer peripheral surface; and a fourth external electrode having a fourth portion disposed on the fourth outer peripheral surface. . The third portion of the third external electrode is an area in the third outer peripheral surface that is closer to the center than the first external electrode and the second external electrode and has a larger distance from the third outer peripheral surface. The fourth part of the fourth external electrode is an area in the fourth outer peripheral surface which is closer to the center than the first external electrode and the second external electrode and has a larger distance from the fourth outer peripheral surface.

根據上述構成,假定藉由將第1、第2外部電極配置於不相互對向之區域,而第3外周面與第1外部電極之距離和第3外周面與第2外部電極之距離會變得不均衡。因此,假如將第3外部電極配置於第3外周面之中央,則無法確保第3外部電極和第1、第2外部電極中之與第3外周面之距離較小之電極的距離,而有在第3外部電極和與上述第3外周面之距離較小之電極之間隔離發生劣化之顧慮。 According to the above configuration, it is assumed that the distance between the third outer peripheral surface and the first external electrode and the distance between the third outer peripheral surface and the second external electrode are changed by arranging the first and second external electrodes in areas that do not face each other. Get uneven. Therefore, if the third external electrode is arranged in the center of the third outer peripheral surface, the distance between the third external electrode and the first and second external electrodes, which has a smaller distance from the third outer peripheral surface, cannot be ensured. There is a concern that separation between the third external electrode and the electrode having a smaller distance from the third outer peripheral surface may cause deterioration.

因此,於上述構成中,將第3外部電極之第3部分配置於第3外周面中之如下區域,該區域係較中央更靠近第1、第2外部電極中的與第3外周面之距離較大之電極。藉此,與將第3外部電極配置於第3外周面之中央之情形相比,可確保第3外部電極和與上述第3外周面之距離較小之電極的距離。因此,可抑制在第3外部電極和與上述第3外周面之距離較小之電極之間隔離發生劣化 之情況。 Therefore, in the above-mentioned configuration, the third portion of the third external electrode is arranged in a region on the third outer peripheral surface which is closer to the center than the distance between the first and second external electrodes and the third outer peripheral surface. Larger electrodes. Thereby, compared with the case where the third external electrode is arranged at the center of the third outer peripheral surface, the distance between the third external electrode and the electrode having a smaller distance from the third outer peripheral surface can be secured. Therefore, it is possible to suppress the deterioration of the separation between the third external electrode and the electrode having a smaller distance from the third outer peripheral surface.

同樣地,第4外部電極之第4部分係配置於第4外周面中之如下區域,該區域係較中央更靠近第1、第2外部電極中的與第4外周面之距離較大之電極。藉此,與將第4外部電極配置於第4外周面之中央之情形相比,可確保第4外部電極和第1、第2外部電極中之與第4外周面之距離較小之電極的距離。 Similarly, the fourth portion of the fourth external electrode is disposed in an area on the fourth outer surface which is closer to the center than the first and second external electrodes and has a larger distance from the fourth outer surface. . Thereby, compared with the case where the fourth external electrode is arranged at the center of the fourth outer peripheral surface, the distance between the fourth external electrode and the first and second external electrodes which is smaller than the distance from the fourth outer peripheral surface can be ensured. distance.

因此,可抑制在第4外部電極和與上述第4外周面之距離較小之電極之間隔離發生劣化之情況。 Therefore, it is possible to suppress the deterioration of the isolation between the fourth external electrode and the electrode having a smaller distance from the fourth outer peripheral surface.

根據本發明,於具備分別配置於相互對向之第1、第2外周面之第1、第2外部電極的電子零件中,可抑制隔離之劣化。 According to the present invention, in the electronic component including the first and second external electrodes that are respectively disposed on the first and second outer peripheral surfaces facing each other, it is possible to suppress deterioration of isolation.

1、1A、1B、1C‧‧‧電子零件 1, 1A, 1B, 1C‧‧‧Electronic parts

11~18‧‧‧對向區域 11 ~ 18‧‧‧ facing area

BF‧‧‧底面 BF‧‧‧ Underside

P1~P8‧‧‧端子 P1 ~ P8‧‧‧Terminals

CL3‧‧‧第3側面SC之中央 CL3‧‧‧ Center of 3rd SC

CL4‧‧‧第4側面SD之中央 CL4‧‧‧ Center of 4th SD

LX‧‧‧第3側面SC與第4側面SD之距離 LX‧‧‧Distance between 3rd SC and 4th SD

LY‧‧‧第1側面SA與第2側面SB之距離 LY‧‧‧The distance between the first side SA and the second side SB

SA‧‧‧第1側面 SA‧‧‧Part 1

SB‧‧‧第2側面 SB‧‧‧The second side

SC‧‧‧第3側面 SC‧‧‧3rd side

SD‧‧‧第4側面 SD‧‧‧ 4th side

UF‧‧‧上表面 UF‧‧‧upper surface

圖1係電子零件之外觀立體圖。 FIG. 1 is an external perspective view of an electronic component.

圖2係電子零件之剖面圖(其一)。 Fig. 2 is a cross-sectional view (part one) of an electronic component.

圖3係電子零件之剖面圖(其二)。 Fig. 3 is a sectional view of the electronic component (part two).

圖4係電子零件之剖面圖(其三)。 Fig. 4 is a sectional view of the electronic part (part 3).

圖5係電子零件之剖面圖(其四)。 Fig. 5 is a sectional view of the electronic component (part 4).

以下,一面參照圖式一面對實施形態進行說明。於實施形態之圖式中,相同之參照符號或參照編號表示相同部分或相當部分。又,於實施形態之說明中,對於標註有相同之參照符號等之部分等,有時省略重複之說明。 Hereinafter, embodiments will be described with reference to the drawings. In the drawings of the embodiment, the same reference symbols or reference numerals indicate the same or corresponding parts. Moreover, in the description of the embodiment, overlapping descriptions may be omitted for parts and the like marked with the same reference symbols and the like.

圖1係本實施形態之電子零件1之外觀立體圖。電子零件1係藉由 積層複數個長方形之介電體而形成為長方體狀。以下,將介電體之積層方向(電子零件1之高度方向)設為Z軸方向。將電子零件1之長邊(寬度)方向設為X軸方向。將電子零件1之短邊(深度)方向設為Y軸方向。X軸、Y軸、及Z軸相互正交。 FIG. 1 is an external perspective view of an electronic component 1 according to this embodiment. The electronic component 1 is formed in a rectangular parallelepiped shape by laminating a plurality of rectangular dielectric bodies. Hereinafter, the laminated direction of the dielectric body (the height direction of the electronic component 1) is set to the Z-axis direction. The long side (width) direction of the electronic component 1 is set to the X-axis direction. The short-side (depth) direction of the electronic component 1 is set to the Y-axis direction. The X-axis, Y-axis, and Z-axis are orthogonal to each other.

如圖1所示,電子零件1為長方體狀,具有6個外周面、即與XY平面平行且相互對向之上表面UF及底面BF、與ZX平面平行且相互對向之第1側面SA及第2側面SB、以及與YZ平面平行且相互對向之第3側面SC及第4側面SD。 As shown in FIG. 1, the electronic component 1 has a rectangular parallelepiped shape, and has six outer peripheral surfaces, that is, an upper surface UF and a bottom surface BF that are parallel to the XY plane and face each other, and a first side surface SA that is parallel and opposite to the ZX plane and The second side surface SB, and the third side surface SC and the fourth side surface SD parallel to the YZ plane and facing each other.

電子零件1具備構成為能與外部機器連接之端子(外部電極)P1~P8。端子P1~P8被用作自外部機器被輸入高頻訊號之輸入埠、對外部機器輸出高頻訊號之輸出埠、以既定之電阻值終結之接地埠、及連接於接地電位之接地埠等。 The electronic component 1 includes terminals (external electrodes) P1 to P8 that can be connected to an external device. Terminals P1 ~ P8 are used as input ports where high-frequency signals are input from external devices, output ports that output high-frequency signals to external devices, ground ports terminated with a predetermined resistance value, and ground ports connected to ground potential.

端子P1~P3之各者(第1外部電極)係遍及上表面UF、第1側面SA、及底面BF而設置。端子P4~P6之各者(第2外部電極)係遍及上表面UF、第2側面SB、及底面BF而設置。端子P7(第3外部電極)係遍及上表面UF、第3側面SC、及底面BF而設置。端子P8(第4外部電極)係遍及上表面UF、第4側面SD、及底面BF而設置。 Each of the terminals P1 to P3 (the first external electrode) is provided over the upper surface UF, the first side surface SA, and the bottom surface BF. Each of the terminals P4 to P6 (second external electrode) is provided over the upper surface UF, the second side surface SB, and the bottom surface BF. The terminal P7 (third external electrode) is provided over the upper surface UF, the third side surface SC, and the bottom surface BF. The terminal P8 (fourth external electrode) is provided over the upper surface UF, the fourth side surface SD, and the bottom surface BF.

此外、於本實施形態中,對端子P1~P8之形狀大致相同之例進行說明,但端子P1~P8之形狀亦可不必相同。例如,端子P1~P8中之一部分之X軸方向之寬度亦可與剩餘部分之X軸方向之寬度不同。 In addition, in this embodiment, an example in which the shapes of the terminals P1 to P8 are substantially the same will be described, but the shapes of the terminals P1 to P8 need not be the same. For example, the width in the X-axis direction of one of the terminals P1 to P8 may be different from the width in the X-axis direction of the remaining portions.

又,各端子P1~P8亦可不具有配置於上表面UF及底面BF之至少一者之部分。即,端子P1~P3之各者(第1外部電極)只要為至少具有配置於第1側面SA之部分(更詳細而言為自第1側面SA之上邊遍及至下邊而延伸之部分)且不具有配置於第2側面SB之部分者即可。端子P4~P6之各者(第2外部電 極)只要為至少具有配置於第2側面SB之部分(更詳細而言為自第2側面SB之上邊遍及至下邊而延伸之部分)且不具有配置於第1側面SA之部分者即可。端子P7(第3外部電極)只要為至少具有配置於第3側面SC之部分(更詳細而言為自第3側面SC之上邊遍及至下邊而延伸之部分)且不具有配置於第4側面SD之部分者即可。端子P8(第4外部電極)只要為至少具有配置於第4側面SD之部分(更詳細而言為自第4側面SD之上邊遍及至下邊而延伸之部分)且不具有配置於第3側面SC之部分者即可。 In addition, each of the terminals P1 to P8 may not have a portion arranged on at least one of the upper surface UF and the bottom surface BF. That is, each of the terminals P1 to P3 (the first external electrode) has at least a portion disposed on the first side surface SA (more specifically, a portion extending from the upper side to the lower side of the first side surface SA) and not It is sufficient to have a part arranged on the second side surface SB. Each of the terminals P4 to P6 (the second external electrode) has at least a portion disposed on the second side surface SB (more specifically, a portion extending from the upper side to the lower side of the second side surface SB) and has no arrangement. It is sufficient for the part on the first side SA. The terminal P7 (third external electrode) has at least a portion arranged on the third side SC (more specifically, a portion extending from the upper side to the lower side of the third side SC) and does not have a portion arranged on the fourth side SD. Part of it. The terminal P8 (the fourth external electrode) has at least a portion disposed on the fourth side SD (more specifically, a portion extending from the upper side to the lower side of the fourth side SD) and does not have a portion disposed on the third side SC Part of it.

以下,為了簡化說明,將「端子P1之配置於第1側面SA之部分」、「端子P2之配置於第1側面SA之部分」、「端子P3之配置於第1側面SA之部分」亦分別簡單記載為「端子P1」、「端子P2」、「端子P3」。將「端子P4之配置於第2側面SB之部分」、「端子P5之配置於第2側面SB之部分」、「端子P6之配置於第2側面SB之部分」亦分別簡單記載為「端子P4」、「端子P5」、「端子P6」。將「端子P7之配置於第3側面SC之部分」、「端子P8之配置於第4側面SD之部分」亦簡單記載為「端子P7」、「端子P8」。 In the following, in order to simplify the description, “the portion where the terminal P1 is disposed on the first side SA”, “the portion where the terminal P2 is disposed on the first side SA”, and “the portion where the terminal P3 is disposed on the first side SA” are also respectively Briefly described as "terminal P1", "terminal P2", and "terminal P3". "Portion of the terminal P4 on the second side SB", "Portion of the terminal P5 on the second side SB", and "Portion of the terminal P6 on the second side SB" are also simply described as "terminal P4" "," Terminal P5 "," terminal P6 ". "The portion where the terminal P7 is arranged on the third side SC" and "the portion where the terminal P8 is arranged on the fourth side SD" are also simply described as "terminal P7" and "terminal P8".

圖2係將電子零件1以與XY平面平行之面切斷之情形時之剖面圖。相互對向之第1側面SA與第2側面SB之距離為電子零件1之短邊方向(Y軸方向)之長度LY。相互對向之第3側面SC與第4側面SD之距離為電子零件1之長邊方向(X軸方向)之長度LX。 FIG. 2 is a cross-sectional view when the electronic component 1 is cut on a plane parallel to the XY plane. The distance between the first side surface SA and the second side surface SB facing each other is the length LY of the short-side direction (Y-axis direction) of the electronic component 1. The distance between the third side surface SC and the fourth side surface SD facing each other is the length LX of the long side direction (X-axis direction) of the electronic component 1.

圖2中,端子P1~P3沿著Y軸方向而分別投影至第2側面SB之區域分別表示為第2側面SB中之與端子P1~P3之對向區域11~13。同樣地,端子P4~P6沿著Y軸方向而分別投影至第1側面SA之區域分別表示為第1側面SA中之與端子P4~P6之對向區域14~16。端子P8沿著X軸方向而投影至第3側面SC之區域表示為第3側面SC中之與端子P8之對向區域18。端子P7沿著X軸方向而投影至第4側面SD之區域表示為第4側面SD中之與端子P7之對向區域17。 In FIG. 2, the areas where the terminals P1 to P3 are respectively projected to the second side surface SB along the Y-axis direction are shown as the areas 11 to 13 facing the terminals P1 to P3 in the second side surface SB, respectively. Similarly, the areas where the terminals P4 to P6 are respectively projected to the first side surface SA along the Y-axis direction are indicated as the areas 14 to 16 opposite to the terminals P4 to P6 in the first side surface SA, respectively. The area where the terminal P8 is projected to the third side surface SC along the X-axis direction is shown as the area 18 facing the terminal P8 in the third side surface SC. A region where the terminal P7 is projected to the fourth side surface SD along the X-axis direction is indicated as an area 17 facing the terminal P7 in the fourth side surface SD.

如上所述,端子P1~P3係配置於第1側面SA上。端子P4~P6係配置於與第1側面SA對向之第2側面SB上。端子P7係配置於第3側面SC。端子P8係配置於與第3側面SC對向之第4側面SD。 As described above, the terminals P1 to P3 are arranged on the first side surface SA. The terminals P4 to P6 are arranged on the second side surface SB opposite to the first side surface SA. The terminal P7 is arranged on the third side SC. The terminal P8 is arranged on a fourth side SD facing the third side SC.

假如將端子P1~P3分別配置於第1側面SA中之與端子P4~P6之對向區域14~16,則端子P1~P3之各者與端子P4~P6之各者之對向面積變大,因此有對向之端子彼此發生電容耦合而導致隔離劣化之虞。同樣地,假如將端子P7配置於第3側面SC中之與端子P8之對向區域18,則有對向之端子P7、P8彼此發生電容耦合而導致隔離劣化之虞。 If the terminals P1 to P3 are respectively arranged in the areas 14 to 16 opposite to the terminals P4 to P6 in the first side SA, the opposing areas of each of the terminals P1 to P3 and each of the terminals P4 to P6 become larger. Therefore, there is a possibility that the opposing terminals may be capacitively coupled to each other, which may cause isolation degradation. Similarly, if the terminal P7 is disposed in the area 18 opposite to the terminal P8 in the third side SC, the terminals P7 and P8 facing each other may be capacitively coupled to each other, which may cause isolation degradation.

對向之端子彼此之電容耦合度與端子彼此之對向面積成正比且與端子間之距離成反比,若電子零件1之小型化發展,則端子間之距離(短邊方向之長度LY、或者長邊方向之長度LX)縮短而端子彼此之電容耦合度變得更大,因此,有隔離進一步劣化之顧慮。尤其有第1側面SA與第2側面SB之距離LY較第3側面SC與第4側面SD之距離LX短,相應地,端子P1~P3與端子P4~P6之電容耦合度也變得更大之顧慮。 The capacitive coupling degree of the opposing terminals is proportional to the opposing area of the terminals and inversely proportional to the distance between the terminals. If the miniaturization of the electronic component 1 is developed, the distance between the terminals (the length LY in the short side direction, or The length LX) in the long-side direction is shortened, and the degree of capacitive coupling between the terminals becomes larger. Therefore, there is a concern that the isolation may further deteriorate. In particular, the distance LY between the first side SA and the second side SB is shorter than the distance LX between the third side SC and the fourth side SD. Accordingly, the capacitive coupling between the terminals P1 to P3 and the terminals P4 to P6 becomes larger. Concerns.

鑒於上述方面,於本實施形態之電子零件1中,將端子P1~P3配置於第1側面SA中之和與端子P4~P6之對向區域14~16中之任一者均錯開之區域。將端子P4~P6配置於第2側面SB中之和與端子P1~P3之對向區域11~13中之任一者均錯開之區域。 In view of the foregoing, in the electronic component 1 of this embodiment, the terminals P1 to P3 are arranged in a region where the sum of the first side SA and the opposing regions 14 to 16 of the terminals P4 to P6 are staggered. The terminals P4 to P6 are arranged in areas where the sum of the second side surface SB and any of the facing areas 11 to 13 of the terminals P1 to P3 are staggered.

因此,配置於第1側面SA上之端子P1~P3(第1外部電極)和配置於與第1側面SA對向之第2側面SB上之端子P4~P6(第2外部電極)不相互對向。因此,端子P1~P3與端子P4~P6之對向面積成為0,因此,可將端子P1~P3之各者與端子P4~P6之各者之電容耦合度抑制為非常小之值。 Therefore, the terminals P1 to P3 (the first external electrode) disposed on the first side SA and the terminals P4 to P6 (the second external electrode) disposed on the second side SB opposite to the first side SA do not face each other. to. Therefore, the opposing areas of the terminals P1 to P3 and the terminals P4 to P6 become 0, and therefore, the degree of capacitive coupling between each of the terminals P1 to P3 and each of the terminals P4 to P6 can be suppressed to a very small value.

進而,於本實施形態之電子零件1中,將端子P7配置於第3側面SC中之和與端子P8之對向區域18錯開之區域。將端子P8配置於第4側面SD中之 和與端子P7之對向區域17錯開之區域。因此,除了可抑制端子P1~P3之各者與端子P4~P6之各者之電容耦合度以外,還可抑制端子P7、P8彼此之電容耦合。 Furthermore, in the electronic component 1 of this embodiment, the terminal P7 is arranged in a region where the sum of the third side surface SC and the opposing region 18 of the terminal P8 are staggered. The terminal P8 is arranged in a region where the sum of the fourth side SD is staggered from the facing region 17 of the terminal P7. Therefore, in addition to suppressing the degree of capacitive coupling between each of the terminals P1 to P3 and each of the terminals P4 to P6, it is also possible to suppress the capacitive coupling between the terminals P7 and P8.

進而,於本實施形態之電子零件1中,將端子P7配置於第3側面SC中之較中央CL3更靠近端子P1之區域。於本實施形態中,藉由將端子P1~P3(第1外部電極)與端子P4~P6(第2外部電極)配置於不對向之區域,而第3側面SC與端子P4(第2外部電極)之距離較第3側面SC與端子P1(第1外部電極)之距離小。因此,假如將端子P7配置於第3側面SC之中央CL3,則無法確保端子P7與端子P4之距離,而有在端子P7與端子P4之間隔離發生劣化之顧慮。 Furthermore, in the electronic component 1 of this embodiment, the terminal P7 is arranged in a region closer to the terminal P1 than the center CL3 in the third side surface SC. In this embodiment, the terminals P1 to P3 (the first external electrode) and the terminals P4 to P6 (the second external electrode) are arranged in areas not facing each other, and the third side SC and the terminal P4 (the second external electrode) ) Is smaller than the distance between the third side SC and the terminal P1 (the first external electrode). Therefore, if the terminal P7 is arranged at the center CL3 of the third side SC, the distance between the terminal P7 and the terminal P4 cannot be ensured, and there is a concern that the isolation between the terminal P7 and the terminal P4 may deteriorate.

因此,於本實施形態中,將端子P7配置於第3側面SC中之如下區域,該區域係較中央CL3更靠近端子P1及端子P4中的與第3側面SC之距離較大之端子P1。藉此,與將端子P7配置於第3側面SC之中央CL3之情形相比,可確保端子P7與端子P4之距離。因此,可抑制在端子P7與端子P4之間隔離發生劣化之情況。 Therefore, in this embodiment, the terminal P7 is arranged in an area in the third side SC, which is closer to the terminal P1 and the terminal P1 in the terminal P1 and the terminal P4 than the center CL3 in the third side SC. Thereby, compared with the case where the terminal P7 is arranged in the center CL3 of the third side SC, the distance between the terminal P7 and the terminal P4 can be ensured. Therefore, it is possible to suppress the occurrence of deterioration in isolation between the terminal P7 and the terminal P4.

同樣地,於本實施形態之電子零件1中,將端子P8配置於第4側面SD中之如下區域,該區域係較中央CL4更靠近端子P3及端子P6中的與第4側面SD之距離較大之端子P6。藉此,與將端子P8配置於第4側面SD之中央CL4之情形相比,可確保端子P8與端子P3之距離。因此,可抑制在端子P8與端子P3之間隔離發生劣化之情況。 Similarly, in the electronic component 1 of this embodiment, the terminal P8 is arranged in the following area in the fourth side SD, which is closer to the terminal P3 and the terminal P6 than the central CL4 in the distance from the fourth side SD.大 之 terminal P6. Thereby, compared with the case where the terminal P8 is arranged in the center CL4 of the fourth side SD, the distance between the terminal P8 and the terminal P3 can be ensured. Therefore, it is possible to suppress the occurrence of deterioration in isolation between the terminal P8 and the terminal P3.

如上所述,於本實施形態之電子零件1中,配置於第1側面SA之端子P1~P3和配置於與第1側面SA對向之第2側面SB之端子P4~P6亦以不相互對向(對向面積成為0)之方式配置。藉此,可將端子P1~P3之各者與端子P4~P6之各者之電容耦合度抑制為非常小之值。 As described above, in the electronic component 1 of this embodiment, the terminals P1 to P3 arranged on the first side SA and the terminals P4 to P6 arranged on the second side SB opposite to the first side SA are not opposed to each other. It is arranged so that the facing area becomes 0. Thereby, the degree of capacitive coupling between each of the terminals P1 to P3 and each of the terminals P4 to P6 can be suppressed to a very small value.

進而,於本實施形態之電子零件1中,配置於第3側面SC之端子P7與配置於第4側面SD之端子P8係以不相互對向(對向面積成為0)之方式配 置。藉此,可將端子P7與端子P8之電容耦合度亦抑制為非常小之值。 Furthermore, in the electronic component 1 of this embodiment, the terminal P7 arranged on the third side SC and the terminal P8 arranged on the fourth side SD are arranged so as not to face each other (the facing area becomes 0). Accordingly, the degree of capacitive coupling between the terminal P7 and the terminal P8 can be suppressed to a very small value.

<變形例1> <Modification 1>

雖於上述實施形態之電子零件1中,在第3側面SC及第4側面SD分別配置有端子P7、P8,但亦可不具有端子P7、P8中之至少一者。 Although in the electronic component 1 of the embodiment described above, the terminals P7 and P8 are arranged on the third side SC and the fourth side SD, respectively, but they may not have at least one of the terminals P7 and P8.

圖3係將本變形例1之電子零件1A以與XY平面平行之面切斷之情形時之剖面圖之一例。本變形例1之電子零件1A係自上述實施形態之電子零件1卸除端子P7、P8而成者。 FIG. 3 is an example of a cross-sectional view when the electronic component 1A of the first modification example is cut on a plane parallel to the XY plane. The electronic component 1A of the first modification is obtained by removing the terminals P7 and P8 from the electronic component 1 of the above embodiment.

於此種電子零件1A中,亦與上述本實施形態之電子零件1同樣地將端子P1~P3與端子P4~P6以不對向之方式配置,因此,可將端子P1~P3之各者與端子P4~P6之各者之電容耦合度抑制為非常小之值。 In such an electronic component 1A, the terminals P1 to P3 and the terminals P4 to P6 are arranged in an opposite manner to the electronic component 1 of the embodiment described above. Therefore, each of the terminals P1 to P3 and the terminal can be arranged. The capacitance coupling of each of P4 to P6 is suppressed to a very small value.

<變形例2> <Modification 2>

於上述實施形態之電子零件1中,端子P1~P3之各者全部配置於與對向區域14~16中之任一者均錯開之區域,端子P4~P6之各者全部配置於與對向區域11~13中之任一者均錯開之區域。 In the electronic component 1 of the above-mentioned embodiment, all of the terminals P1 to P3 are arranged in an area staggered from any of the facing areas 14 to 16, and all of the terminals P4 to P6 are arranged in the opposite area. Areas in which any one of the areas 11 to 13 is staggered.

然而,亦可僅將端子P1~P3之各者之一部分配置於與對向區域14~16中之任一者均錯開之區域,且僅將端子P4~P6之各者之一部分配置於與對向區域11~13中之任一者均錯開之區域。 However, it is also possible to arrange only a part of each of the terminals P1 to P3 in an area staggered from any of the opposing areas 14 to 16, and to arrange only a part of each of the terminals P4 to P6 in the opposite A region staggered to any of the regions 11 to 13.

圖4係將本變形例2之電子零件1B以與XY平面平行之面切斷之情形時之剖面圖之一例。本變形例2之電子零件1B相對於上述實施形態之電子零件1而言僅端子P1~P6之配置不同。 FIG. 4 is an example of a cross-sectional view when the electronic component 1B according to the second modification example is cut on a plane parallel to the XY plane. The electronic component 1B of the second modification is different from the electronic component 1 of the above embodiment only in the arrangement of the terminals P1 to P6.

如圖4所示,雖於本變形例2之電子零件1B中,端子P1之大部分係配置於與對向區域14~16錯開之區域,但剩餘部分包含於對向區域14,與端子P4對向。而且,雖端子P4之大部分係配置於與對向區域11~13錯開之區域,但剩餘部分包含於對向區域11,與端子P1對向。端子P2與端子P5之配置關係、 端子P3與端子P6之配置關係亦和端子P1與端子P4之配置關係相同。 As shown in FIG. 4, in the electronic component 1B of the second modification, most of the terminal P1 is disposed in a region staggered from the facing region 14 to 16, but the remaining portion is included in the facing region 14 and the terminal P4. Opposite. Moreover, although most of the terminal P4 is disposed in a region staggered from the facing region 11 to 13, the remaining portion is included in the facing region 11 and faces the terminal P1. The arrangement relationship between the terminal P2 and the terminal P5, and the arrangement relationship between the terminal P3 and the terminal P6 are also the same as the arrangement relationship between the terminal P1 and the terminal P4.

於此種電子零件1B中,與端子P1~P3之各者全部包含於對向區域14~16中之任一者且端子P4~P6之各者全部包含於對向區域11~13中之任一者之情形相比,端子P1~P3與端子P4~P6之對向面積亦變小,因此亦可減小端子P1~P3與端子P4~P6之電容耦合度。 In such an electronic component 1B, all of the terminals P1 to P3 are included in any one of the facing areas 14 to 16 and each of the terminals P4 to P6 are included in any of the facing areas 11 to 13 Compared with one case, the opposing areas of the terminals P1 to P3 and the terminals P4 to P6 also become smaller, so the capacitive coupling between the terminals P1 to P3 and the terminals P4 to P6 can also be reduced.

<變形例3> <Modification 3>

於上述實施形態之電子零件1中,對在第1側面SA配置3個端子P1~P3且在第2側面SB配置3個端子P4~P6之例進行了說明。然而,配置於第1側面SA之端子之數量、及配置於第2側面SB之端子之數量並不限定於3個,可為1個,可為2個,亦可為4個以上。 In the electronic component 1 of the embodiment described above, an example in which three terminals P1 to P3 are arranged on the first side SA and three terminals P4 to P6 are arranged on the second side SB has been described. However, the number of terminals arranged on the first side SA and the number of terminals arranged on the second side SB are not limited to three, and may be one, two, or four or more.

又,於上述實施形態之電子零件1中,不僅配置於第1側面SA之端子P1~P3與配置於第2側面SB之端子P4~P6以不對向之方式配置,而且配置於第3側面SC之端子P7與配置於第4側面SD之端子P8亦以不對向之方式配置。然而,配置於第3側面SC之端子P7與配置於第4側面SD之端子P8亦可以相互對向之方式配置。 Further, in the electronic component 1 of the above embodiment, the terminals P1 to P3 arranged on the first side SA and the terminals P4 to P6 arranged on the second side SB are not opposed to each other, and are also arranged on the third side SC The terminal P7 and the terminal P8 arranged on the fourth side SD are also arranged in an opposite manner. However, the terminal P7 arranged on the third side SC and the terminal P8 arranged on the fourth side SD may be arranged to face each other.

圖5係將本變形例3之電子零件1C以與XY平面平行之面切斷之情形時之剖面圖之一例。本變形例3之電子零件1C係相對於上述實施形態之電子零件1卸除端子P3、P5、P6、進而變更端子P1、P2、P4、P7、P8之配置而成者。 FIG. 5 is an example of a cross-sectional view when the electronic component 1C of the third modification example is cut on a plane parallel to the XY plane. The electronic component 1C of this modification 3 is obtained by removing the terminals P3, P5, and P6 from the electronic component 1 of the above embodiment, and further changing the arrangement of the terminals P1, P2, P4, P7, and P8.

有第1側面SA與第2側面SB之距離LY較第3側面SC與第4側面SD之距離LX短,相應地,端子P1、P2與端子P4之電容耦合度變大之顧慮。因此,於本變形例3之電子零件1C中,如圖5所示,配置於第1側面SA之端子P1、P2係配置於與對向區域14錯開之區域,配置於第2側面SB之端子P4係配置於與對向區域11、12錯開之區域。藉此,可將端子P1、P2與端子P4之電容耦合度抑 制為非常小之值。 The distance LY between the first side SA and the second side SB is shorter than the distance LX between the third side SC and the fourth side SD, and accordingly, the degree of capacitive coupling between the terminals P1 and P2 and the terminal P4 may increase. Therefore, in the electronic component 1C of the third modification example, as shown in FIG. 5, the terminals P1 and P2 arranged on the first side SA are arranged in a region staggered from the facing region 14 and the terminals arranged on the second side SB P4 is arranged in a region staggered from the opposing regions 11 and 12. Thereby, the degree of capacitive coupling between the terminals P1 and P2 and the terminal P4 can be suppressed to a very small value.

另一方面,假定第3側面SC與第4側面SD之距離LX較第1側面SA與第2側面SB之距離LY長,相應地,即便端子P7與端子P8對向,兩者之電容耦合度亦為較小之值。又,第3側面SC及第4側面SD相較於第1側面SA及第2側面SB而言寬度較小,能夠配置端子之區域較窄。 On the other hand, it is assumed that the distance LX between the third side SC and the fourth side SD is longer than the distance LY between the first side SA and the second side SB. Accordingly, even if the terminals P7 and P8 face each other, the capacitive coupling degree of the two It is also a smaller value. In addition, the third side surface SC and the fourth side surface SD are smaller in width than the first side surface SA and the second side surface SB, and the area where the terminals can be arranged is narrow.

因此,於本變形例3之電子零件1C中,如圖5所示,配置於第3側面SC之端子P7係配置於對向區域18,配置於第4側面SD之端子P8係配置於對向區域17。如此,對於分別配置於對向距離較長且能夠配置端子之區域較窄之第3側面SC及第4側面SD的端子P7、P8,容許相互對向。藉此,可一面抑制端子P7、P8之電容耦合度,一面自由地設定端子P7、P8之配置區域。 Therefore, in the electronic component 1C of the third modification, as shown in FIG. 5, the terminal P7 disposed on the third side SC is disposed in the facing area 18, and the terminal P8 disposed on the fourth side SD is disposed in the opposite side. Area 17. In this way, the terminals P7 and P8 that are respectively disposed on the third side SC and the fourth side SD that are arranged on the third side SC and the fourth side SD with a long opposing distance and a narrow terminal arrangement area are allowed to face each other. This makes it possible to freely set the arrangement area of the terminals P7 and P8 while suppressing the capacitive coupling degree of the terminals P7 and P8.

應認為此次所揭示之實施形態於所有方面為例示而並非限制性者。例如,配置於上表面之外部電極之上述第1部分之至少一部分亦可配置於和與配置於底面之外部電極對向之區域錯開之區域。本發明之範圍係由申請專利範圍而非上述說明表示,且意圖包含與申請專利範圍均等之含義及範圍內之所有變更。 The embodiments disclosed this time should be considered as illustrative and not restrictive in all respects. For example, at least a part of the above-mentioned first part of the external electrode disposed on the upper surface may be disposed in a region staggered from a region opposed to the external electrode disposed on the bottom surface. The scope of the present invention is indicated by the scope of the patent application rather than the description above, and is intended to include all modifications within the meaning and scope equivalent to the scope of the patent application.

Claims (5)

一種電子零件,其係具有相互對向之第1外周面及第2外周面之長方體狀者,其特徵在於具備:複數個第1外部電極,該等分別具有配置於上述第1外周面上之第1部分且不具有配置於上述第2外周面上之第2部分;至少1個第2外部電極,其具有上述第2部分且不具有上述第1部分;第3外周面,其連接於上述第1外周面及上述第2外周面;第4外周面,其連接於上述第1外周面及上述第2外周面,且與上述第3外周面對向;第3外部電極,其具有配置於上述第3外周面之第3部分;及第4外部電極,其具有配置於上述第4外周面之第4部分;且各上述第1外部電極之上述第1部分之至少一部分係配置於上述第1外周面中的和與上述第2外部電極之上述第2部分對向之區域錯開之區域,上述第2外部電極之上述第2部分之至少一部分係配置於上述第2外周面中的和分別與上述複數個第1外部電極之上述第1部分對向之複數個區域中之任一者均錯開之區域;上述第3外部電極之上述第3部分係配置於上述第3外周面中之如下區域,該區域係較中央更靠近上述第1外部電極及上述第2外部電極中的與上述第3外周面之距離較大之電極;上述第4外部電極之上述第4部分係配置於上述第4外周面中之如下區域,該區域係較中央更靠近上述第1外部電極及上述第2外部電極中的與上述第4外周面之距離較大之電極。 An electronic component having a rectangular parallelepiped shape with a first outer peripheral surface and a second outer peripheral surface facing each other, and is characterized by including a plurality of first external electrodes, each of which has an outer peripheral surface disposed on the first outer peripheral surface. The first part does not have the second part disposed on the second outer peripheral surface; at least one second external electrode has the second part and does not include the first part; the third outer surface is connected to the above The first outer peripheral surface and the second outer peripheral surface; the fourth outer peripheral surface is connected to the first outer peripheral surface and the second outer peripheral surface and faces the third outer peripheral surface; and the third external electrode has a configuration A third portion of the third outer peripheral surface; and a fourth external electrode having a fourth portion disposed on the fourth outer peripheral surface; and at least a part of the first portion of each of the first external electrodes is disposed on the first 1 is an area on the outer peripheral surface that is opposite to the area facing the second part of the second external electrode, and at least a part of the second part of the second external electrode is disposed on the second outer surface With the plurality of first external power The above-mentioned part 1 is a region in which any one of the plurality of regions is staggered; the above-mentioned third part of the third external electrode is arranged in the following area in the above-mentioned third outer peripheral surface, which is more than the center An electrode closer to the first outer electrode and the second outer electrode and having a larger distance from the third outer peripheral surface; the fourth portion of the fourth outer electrode is disposed in the following area on the fourth outer peripheral surface, This region is an electrode which is closer to the fourth outer peripheral surface than the first outer electrode and the second outer electrode from the center. 如請求項1所述之電子零件,其中上述電子零件具備複數個上述第2外部電極, 各上述第1外部電極之上述第1部分之至少一部分係配置於上述第1外周面中的和分別與複數個上述第2外部電極之上述第2部分對向之複數個區域中之任一者均錯開之區域,各上述第2外部電極之上述第2部分之至少一部分係配置於上述第2外周面中的和分別與複數個上述第1外部電極之上述第1部分對向之複數個區域中之任一者均錯開之區域。 The electronic component according to claim 1, wherein the electronic component includes a plurality of the second external electrodes, At least a part of the first part of each of the first external electrodes is any one of a plurality of regions arranged in the first outer peripheral surface and facing the second part of the plurality of second external electrodes, respectively. In the regions staggered, at least a part of the second portion of each of the second external electrodes is a plurality of regions arranged in the second outer peripheral surface and facing the first portions of the plurality of first external electrodes, respectively. Areas where either of them is staggered. 如請求項2所述之電子零件,其中各上述第1外部電極之上述第1部分全部配置於上述第1外周面中的和分別與複數個上述第2外部電極之上述第2部分對向之複數個區域中之任一者均錯開之區域,各上述第2外部電極之上述第2部分全部配置於上述第2外周面中的和分別與上述複數個第1外部電極之上述第1部分對向之複數個區域中之任一者均錯開之區域。 The electronic component according to claim 2, wherein the first portion of each of the first external electrodes is all arranged in the first outer peripheral surface and is opposed to the second portions of the plurality of second external electrodes, respectively. A region in which any one of the plurality of regions is staggered, and the second portion of each of the second external electrodes is entirely arranged in the second outer peripheral surface and is opposite to the first portion of the plurality of first external electrodes, respectively. An area in which any one of the plurality of areas is staggered. 如請求項1至3中任一項所述之電子零件,其中上述第1外周面與上述第2外周面之距離較上述第3外周面與上述第4外周面之距離短。 The electronic component according to any one of claims 1 to 3, wherein a distance between the first outer peripheral surface and the second outer peripheral surface is shorter than a distance between the third outer peripheral surface and the fourth outer peripheral surface. 如請求項4所述之電子零件,其中上述第3外部電極之上述第3部分之至少一部分係配置於上述第3外周面中的和與上述第4外部電極之上述第4部分對向之區域錯開之區域,上述第4外部電極之上述第4部分之至少一部分係配置於上述第4外周面中的和與上述第3外部電極之上述第3部分對向之區域錯開之區域。 The electronic component according to claim 4, wherein at least a part of the third part of the third external electrode is disposed in the third outer peripheral surface and facing the fourth part of the fourth external electrode. In the staggered area, at least a part of the fourth part of the fourth external electrode is an area disposed on the fourth outer peripheral surface and staggered from an area facing the third part of the third external electrode.    
TW107113730A 2017-04-28 2018-04-23 Electronic parts TWI675386B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JPJP2017-090373 2017-04-28
JP2017090373 2017-04-28
PCT/JP2018/010973 WO2018198600A1 (en) 2017-04-28 2018-03-20 Electronic component
??PCT/JP2018/010973 2018-03-20

Publications (2)

Publication Number Publication Date
TW201905947A TW201905947A (en) 2019-02-01
TWI675386B true TWI675386B (en) 2019-10-21

Family

ID=63918916

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107113730A TWI675386B (en) 2017-04-28 2018-04-23 Electronic parts

Country Status (2)

Country Link
TW (1) TWI675386B (en)
WO (1) WO2018198600A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200644008A (en) * 2005-03-31 2006-12-16 Tdk Corp Multilayer capacitor
WO2008015899A1 (en) * 2006-08-02 2008-02-07 Murata Manufacturing Co., Ltd. Filter element and method for manufacturing filter element
JP2008078664A (en) * 2006-09-22 2008-04-03 Samsung Electro-Mechanics Co Ltd Multilayer chip capacitor
US20110090665A1 (en) * 2009-10-16 2011-04-21 Avx Corporation Thin film surface mount components
WO2012124374A1 (en) * 2011-03-14 2012-09-20 株式会社村田製作所 Directional coupler
TWM527148U (en) * 2016-03-29 2016-08-11 Yageo Corp Multilayer capacitor with multiple terminal electrode

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02117933U (en) * 1989-03-13 1990-09-21

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200644008A (en) * 2005-03-31 2006-12-16 Tdk Corp Multilayer capacitor
WO2008015899A1 (en) * 2006-08-02 2008-02-07 Murata Manufacturing Co., Ltd. Filter element and method for manufacturing filter element
JP2008078664A (en) * 2006-09-22 2008-04-03 Samsung Electro-Mechanics Co Ltd Multilayer chip capacitor
US20110090665A1 (en) * 2009-10-16 2011-04-21 Avx Corporation Thin film surface mount components
WO2012124374A1 (en) * 2011-03-14 2012-09-20 株式会社村田製作所 Directional coupler
TWM527148U (en) * 2016-03-29 2016-08-11 Yageo Corp Multilayer capacitor with multiple terminal electrode

Also Published As

Publication number Publication date
WO2018198600A1 (en) 2018-11-01
TW201905947A (en) 2019-02-01

Similar Documents

Publication Publication Date Title
JP6972530B2 (en) Electronic components
US20130300518A1 (en) Directional coupler
CN104604130B (en) Acoustic wave filter device and duplexer
US20080186652A1 (en) Multilayer chip capacitor
US9906203B2 (en) Common mode filter and electronic device including the same
JP5019033B2 (en) Common mode current suppression EBG filter
US8971013B2 (en) Electronic devices with floating metal rings
EP2785155B1 (en) Circuit board and electronic device
US20170338031A1 (en) Multilayer electronic component
WO2010137379A1 (en) Three-terminal capacitor and structure having three-terminal capacitor mounted thereon
US10242792B2 (en) Multilayer electronic component
TW201739033A (en) Electronic component
TWI404091B (en) Multilayer capacitor
TWI653825B (en) Multilayer electronic component
JP7176631B2 (en) Multi-pole connector and multi-pole connector set
TWI675386B (en) Electronic parts
JP2012079443A (en) Terminal block
TWI654922B (en) Electronic parts
KR101823232B1 (en) Common mode filter
CN204994110U (en) High frequency module
US20100032193A1 (en) Electrode pad for mounting electronic component and structure for mounting electronic component
KR101159456B1 (en) Transmission line transformer with maximized power
JP6607173B2 (en) Multilayer electronic components
US20140197906A1 (en) Common mode filter
KR102052762B1 (en) Common mode filter and electronic device including common mode filter