TWI649795B - Display panel - Google Patents
Display panel Download PDFInfo
- Publication number
- TWI649795B TWI649795B TW107105104A TW107105104A TWI649795B TW I649795 B TWI649795 B TW I649795B TW 107105104 A TW107105104 A TW 107105104A TW 107105104 A TW107105104 A TW 107105104A TW I649795 B TWI649795 B TW I649795B
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- conductive pads
- side wall
- display panel
- conductive
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 183
- 239000012790 adhesive layer Substances 0.000 claims abstract description 25
- 239000010410 layer Substances 0.000 claims description 34
- 239000000463 material Substances 0.000 description 48
- 238000000034 method Methods 0.000 description 42
- 239000002184 metal Substances 0.000 description 36
- 229910052751 metal Inorganic materials 0.000 description 36
- 230000008569 process Effects 0.000 description 25
- 101100119847 Phaeodactylum tricornutum FCPE gene Proteins 0.000 description 13
- 239000000853 adhesive Substances 0.000 description 12
- 230000001070 adhesive effect Effects 0.000 description 12
- 239000004020 conductor Substances 0.000 description 12
- 238000013461 design Methods 0.000 description 12
- 238000005530 etching Methods 0.000 description 12
- 229910044991 metal oxide Inorganic materials 0.000 description 12
- 150000004706 metal oxides Chemical class 0.000 description 12
- 150000004767 nitrides Chemical class 0.000 description 12
- 238000007649 pad printing Methods 0.000 description 12
- 238000007650 screen-printing Methods 0.000 description 12
- 239000002356 single layer Substances 0.000 description 12
- 101150108281 ADL1 gene Proteins 0.000 description 11
- 101100332244 Arabidopsis thaliana DRP1A gene Proteins 0.000 description 11
- 229910045601 alloy Inorganic materials 0.000 description 10
- 239000000956 alloy Substances 0.000 description 10
- 238000010023 transfer printing Methods 0.000 description 10
- 238000012858 packaging process Methods 0.000 description 8
- 239000011248 coating agent Substances 0.000 description 7
- 238000000576 coating method Methods 0.000 description 7
- 101100497362 Arabidopsis thaliana CRY1 gene Proteins 0.000 description 6
- 101100500048 Arabidopsis thaliana DRP3A gene Proteins 0.000 description 6
- 239000004973 liquid crystal related substance Substances 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 5
- 239000011521 glass Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 238000003825 pressing Methods 0.000 description 4
- 238000007639 printing Methods 0.000 description 4
- 230000001681 protective effect Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 3
- 238000000227 grinding Methods 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 239000004925 Acrylic resin Substances 0.000 description 2
- 229920000178 Acrylic resin Polymers 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 239000002096 quantum dot Substances 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000001962 electrophoresis Methods 0.000 description 1
- 238000007646 gravure printing Methods 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910021392 nanocarbon Inorganic materials 0.000 description 1
- 229910021423 nanocrystalline silicon Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- -1 region Substances 0.000 description 1
- 239000000565 sealant Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000009736 wetting Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
Abstract
一種顯示面板,其包括第一基板、第二基板、第三基板、 第一黏著層、多個第一導電接墊、多個第二導電接墊和多條第一連接線。第一基板具有第一側壁,多條第一訊號線設置於第一基板之內表面且延伸至第一側壁。第二基板與第一基板相對設置且具有第二側壁。第三基板具有第三側壁,且第一、第二和第三側壁與顯示面板的側邊同側。第一黏著層設置於第一和第三基板之間或第二和第三基板之間。第一導電接墊覆蓋部分的第一和第二側壁且電性連接第一訊號線。第二導電接墊覆蓋部分的第三側壁,且兩相鄰第一導電接墊的間距大於兩相鄰第二導電接墊的間離。 A display panel includes a first substrate, a second substrate, a third substrate, The first adhesive layer, the plurality of first conductive pads, the plurality of second conductive pads, and the plurality of first connection lines. The first substrate has a first sidewall, and a plurality of first signal lines are disposed on an inner surface of the first substrate and extend to the first sidewall. The second substrate is opposite to the first substrate and has a second side wall. The third substrate has a third sidewall, and the first, second, and third sidewalls are on the same side as the side of the display panel. The first adhesive layer is disposed between the first and third substrates or between the second and third substrates. The first conductive pad covers the first and second side walls of the portion and is electrically connected to the first signal line. The third sidewall of the second conductive pad covers a portion, and a distance between two adjacent first conductive pads is greater than a distance between two adjacent second conductive pads.
Description
本發明是有關於一種顯示面板,且特別是有關於一種具有扇入導線的顯示面板。 The present invention relates to a display panel, and more particularly to a display panel with fan-in wires.
顯示面板目前已經廣泛地應用於不同的領域及環境中,其常見之屏幕尺寸的寬高比例如為4:3、16:9、16:10等幾種標準規格。為了可運用更多用途,則任意地切割顯示面板來重新調整顯示面板的尺寸,在切割後,仍會受到側邊封裝技術的製程限制(例如在連接顯示面板和電路板的製程中所使用之溫度/壓力的均勻度或是兩者對位的精準度),使得電路板接著於顯示面板之線路的精準度不佳而造成顯示訊號異常,進而產生顯示畫面不連續的問題。 Display panels have been widely used in different fields and environments. The common aspect ratios of screen sizes are 4: 3, 16: 9, 16:10 and other standard specifications. In order to use more applications, the display panel can be arbitrarily cut to resize the display panel. After cutting, it will still be limited by the process of the side packaging technology (such as used in the process of connecting the display panel and the circuit board). The uniformity of the temperature / pressure or the accuracy of the alignment of the two) makes the circuit board followed by the display panel with poor accuracy, which causes the display signal to be abnormal, which causes the problem of discontinuous display.
本發明提供一種顯示面板,其可改善顯示畫面不連續的問題。 The invention provides a display panel, which can improve the problem of discontinuous display screens.
本發明一實施例提供一種顯示面板。顯示面板具有側 邊,且其包括第一基板、第二基板、第三基板、第一黏著層、多個第一導電接墊、多個第二導電接墊以及多條第一連接線。第一基板具有第一側壁,多條第一訊號線設置於第一基板之內表面,且第一訊號線延伸至第一側壁。第二基板具有第二側壁,且第二基板與第一基板相對設置,並於第一基板與第二基板之間設置顯示介質層。第三基板具有第三側壁,且第一側壁、第二側壁與第三側壁位於顯示面板之側邊。第一黏著層設置於第一基板與第三基板之間或第二基板與第三基板之間。第一導電接墊分別覆蓋至少部分的第一側壁與至少部分的第二側壁,其中第一導電接墊與對應的第一訊號線電性連接,且兩相鄰之第一導電接墊的間距為d1。第二導電接墊分別覆蓋至少部分的第三側壁,其中兩相鄰之第二導電接墊的間距為d2,且d1>d2。第一連接線分別連接相對應的第一導電接墊的其中之一的一端以及相對應的第二導電接墊的其中之一的一端。 An embodiment of the invention provides a display panel. Display panel with side And includes a first substrate, a second substrate, a third substrate, a first adhesive layer, a plurality of first conductive pads, a plurality of second conductive pads, and a plurality of first connection lines. The first substrate has a first sidewall, a plurality of first signal lines are disposed on an inner surface of the first substrate, and the first signal lines extend to the first sidewall. The second substrate has a second sidewall, and the second substrate is disposed opposite to the first substrate, and a display medium layer is disposed between the first substrate and the second substrate. The third substrate has a third sidewall, and the first sidewall, the second sidewall, and the third sidewall are located on a side of the display panel. The first adhesive layer is disposed between the first substrate and the third substrate or between the second substrate and the third substrate. The first conductive pad covers at least part of the first side wall and at least part of the second side wall, respectively, wherein the first conductive pad is electrically connected to the corresponding first signal line, and the distance between two adjacent first conductive pads is Is d1. The second conductive pads respectively cover at least part of the third side wall, and a distance between two adjacent second conductive pads is d2, and d1> d2. The first connection line connects one end of one of the corresponding first conductive pads and one end of one of the corresponding second conductive pads, respectively.
基於上述,在本發明一實施例的顯示面板中,由於兩相鄰之導電接墊(例如:第一導電接墊)的距離大於兩相鄰之另一導電接墊(例如:第二導電接墊)的間距(例如:間距d1>間距d2),使得用來連接電路板之接墊可從覆蓋於部分第一側壁的導電接墊(例如:第一導電接墊)扇入(Fan-in)至覆蓋於部分第三側壁的另一導電接墊(例如:第二導電接墊),可例如在顯示面板於側邊呈現垂直扇入的線路設計),如此在進行側邊封裝製程時可具有良好的製程容忍空間,以提升電路板接著於顯示面板的精準 度,藉此改善顯示畫面不連續的問題。 Based on the above, in a display panel according to an embodiment of the present invention, the distance between two adjacent conductive pads (for example, the first conductive pad) is greater than the distance between two adjacent another conductive pads (for example, the second conductive pad). Pads) (for example, the distance d1> the distance d2), so that the pads used to connect the circuit board can be fan-in (Fan-in) from the conductive pads (eg, the first conductive pads) covering part of the first sidewall. ) To another conductive pad (eg, the second conductive pad) covering a portion of the third sidewall, such as a vertical fan-in circuit design on the side of the display panel), so that it can be used in the side packaging process Has a good process tolerance space to improve the accuracy of the circuit board and the display panel To improve the display discontinuity.
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。 In order to make the above features and advantages of the present invention more comprehensible, embodiments are hereinafter described in detail with reference to the accompanying drawings.
100、200、300、400、500、600‧‧‧顯示面板 100, 200, 300, 400, 500, 600‧‧‧ display panels
100a、200a、300a、400a、500a、600a‧‧‧側邊 100a, 200a, 300a, 400a, 500a, 600a
SB1‧‧‧第一基板 SB1‧‧‧First substrate
SB1a‧‧‧內表面 SB1a‧‧‧Inner surface
SB2‧‧‧第二基板 SB2‧‧‧Second substrate
SB3‧‧‧第三基板 SB3‧‧‧The third substrate
S1‧‧‧第一側壁 S1‧‧‧First side wall
S2‧‧‧第二側壁 S2‧‧‧Second sidewall
S3‧‧‧第三側壁 S3‧‧‧ Third side wall
ADL1‧‧‧第一黏著層 ADL1‧‧‧The first adhesive layer
ADL2‧‧‧第二黏著層 ADL2‧‧‧Second Adhesive Layer
CP1‧‧‧第一導電接墊 CP1‧‧‧The first conductive pad
CP2‧‧‧第二導電接墊 CP2‧‧‧Second conductive pad
CP3‧‧‧第三導電接墊 CP3‧‧‧The third conductive pad
CP4‧‧‧第四導電接墊 CP4‧‧‧Fourth conductive pad
CP5‧‧‧第五導電接墊 CP5‧‧‧Fifth conductive pad
CP6‧‧‧第六導電接墊 CP6‧‧‧The sixth conductive pad
CL1‧‧‧第一連接線 CL1‧‧‧The first connection line
CL2‧‧‧第二連接線 CL2‧‧‧Second connection cable
SGL1‧‧‧第一訊號線 SGL1‧‧‧The first signal line
SGL2‧‧‧第二訊號線 SGL2‧‧‧Second Signal Line
SGL3‧‧‧第三訊號線 SGL3‧‧‧The third signal line
PX‧‧‧子畫素 PX‧‧‧ subpixel
TFT‧‧‧主動元件 TFT‧‧‧active element
PE‧‧‧畫素電極 PE‧‧‧Pixel electrode
TA‧‧‧觸控陣列 TA‧‧‧Touch Array
LC‧‧‧顯示介質層 LC‧‧‧Display media layer
LS‧‧‧光源 LS‧‧‧Light source
FB‧‧‧框體 FB‧‧‧Frame
BLU1、BLU2、BLU3‧‧‧背光模組 BLU1, BLU2, BLU3‧‧‧ backlight module
FPC1‧‧‧第一軟性電路板 FPC1‧‧‧The first flexible circuit board
FPC2‧‧‧第二軟性電路板 FPC2‧‧‧Second flexible circuit board
FPC3‧‧‧第三軟性電路板 FPC3‧‧‧The third flexible circuit board
d1、d2、d3、d4、d5、d6‧‧‧間距 d1, d2, d3, d4, d5, d6‧‧‧ pitch
D1‧‧‧第一方向 D1‧‧‧ first direction
D2‧‧‧第二方向 D2‧‧‧ Second direction
S‧‧‧源極 S‧‧‧Source
D‧‧‧汲極 D‧‧‧ Drain
G‧‧‧閘極 G‧‧‧Gate
圖1為依據本發明一實施例的顯示面板的立體示意圖。 FIG. 1 is a schematic perspective view of a display panel according to an embodiment of the present invention.
圖2為依據本發明另一實施例的顯示面板的立體示意圖。 FIG. 2 is a schematic perspective view of a display panel according to another embodiment of the present invention.
圖3為依據本發明又一實施例的顯示面板的立體示意圖。 3 is a schematic perspective view of a display panel according to another embodiment of the present invention.
圖4為依據本發明再一實施例的顯示面板的立體示意圖。 FIG. 4 is a schematic perspective view of a display panel according to another embodiment of the present invention.
圖5為依據本發明更一實施例的顯示面板的立體示意圖。 FIG. 5 is a schematic perspective view of a display panel according to another embodiment of the present invention.
圖6為依據本發明其他實施例的顯示面板的立體示意圖。 FIG. 6 is a schematic perspective view of a display panel according to another embodiment of the present invention.
以下將參照本實施例之圖式以更全面地闡述本發明。然而,本發明亦可以各種不同的形式體現,而不應限於本文中所述之實施例。圖式中的層與區域的厚度會為了清楚起見而放大。相同或相似之參考號碼表示相同或相似之元件,以下段落將不再一一贅述。另外,實施例中所提到的方向用語,例如:上、下、左、右、前或後等,僅是參考附加圖式的方向。因此,使用的方向用語是用來說明並非用來限制本發明。 Hereinafter, the present invention will be explained more fully with reference to the drawings of this embodiment. However, the present invention may be embodied in various forms and should not be limited to the embodiments described herein. The thicknesses of layers and regions in the drawings are exaggerated for clarity. The same or similar reference numbers indicate the same or similar elements, and the following paragraphs will not repeat them one by one. In addition, the directional terms mentioned in the embodiments, such as: up, down, left, right, front, or rear, are only directions referring to the attached drawings. Therefore, the directional terms used are used to illustrate and not to limit the present invention.
在附圖中,為了清楚起見,放大了層、膜、面板、區域 等的厚度。在整個說明書中,相同的附圖標記表示相同的元件。應當理解,當諸如層、膜、區域或基板的元件被稱為在另一元件“上”或“連接到”另一元件時,其可以直接在另一元件上或與另一元件連接,或者中間元件可以也存在。相反,當元件被稱為“直接在另一元件上”或“直接連接到”另一元件時,不存在中間元件。如本文所使用的,“連接”可以指物理及/或電性連接。然而,“電性連接”或“耦合/耦接”可為二元件間存在其它元件。 In the drawings, the layers, films, panels, and regions have been enlarged for clarity. And other thickness. Throughout the description, the same reference numerals denote the same elements. It will be understood that when an element such as a layer, film, region, or substrate is referred to as being "on" or "connected to" another element, it can be directly on or connected to the other element, or Intermediate elements may also be present. In contrast, when an element is referred to as being "directly on" or "directly connected to" another element, there are no intervening elements present. As used herein, "connected" may refer to a physical and / or electrical connection. However, "electrically connected" or "coupled / coupled" may mean that there are other components between the two components.
本文使用的“約”、“近似”或“實質上”包括所述值和在本領域普通技術人員確定的特定值的可接受的偏差範圍內的平均值,考慮到所討論的測量和與測量相關的誤差的特定數量(即,測量系統的限制)。例如,“約”可以表示在所述值的一個或多個標準偏差內,或±30%、±20%、±10%、±5%內。再者,本文使用的“約”、”近似”或“實質上”可依光學性質、蝕刻性質或其它性質,來選擇較可接受的偏差範圍或標準偏差,而可不用一個標準偏差適用全部性質。 As used herein, "about", "approximately" or "substantially" includes the stated value and an average value within an acceptable deviation range of a particular value determined by one of ordinary skill in the art, taking into account the measurements in question and the measurements A specific number of related errors (ie, limitations of the measurement system). For example, "about" may mean within one or more standard deviations of the stated value, or within ± 30%, ± 20%, ± 10%, ± 5%. Furthermore, "about", "approximately" or "substantially" as used herein may select a more acceptable range of deviations or standard deviations based on optical properties, etching properties, or other properties, and all properties can be applied without one standard deviation .
除非另有定義,本文使用的所有術語(包括技術和科學術語)具有與本發明所屬領域的普通技術人員通常理解的相同的含義。將進一步理解的是,諸如在通常使用的字典中定義的那些術語應當被解釋為具有與它們在相關技術和本發明的上下文中的含義一致的含義,並且將不被解釋為理想化的或過度正式的意義,除非本文中明確地這樣定義。 Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms such as those defined in commonly used dictionaries should be interpreted to have meanings consistent with their meanings in the context of the related art and the present invention, and will not be interpreted as idealized or excessive Formal meaning unless explicitly defined as such in this article.
本文參考作為理想化實施例的示意圖的截面圖來描述示 例性實施例。因此,可以預期到作為例如製造技術及/或公差的結果的圖示的形狀變化。因此,本文所述的實施例不應被解釋為限於如本文所示的區域的特定形狀,而是包括例如由製造導致的形狀偏差。例如,示出或描述為平坦的區域通常可以具有粗糙及/或非線性特徵。此外,所示的銳角可以是圓的。因此,圖中所示的區域本質上是示意性的,並且它們的形狀不是旨在示出區域的精確形狀,並且不是旨在限制申請專利範圍。 This text refers to a cross-sectional view as a schematic diagram of an idealized embodiment. Exemplary embodiment. Accordingly, variations in the shapes of the illustrations as a result, for example, of manufacturing techniques and / or tolerances, are to be expected. Therefore, the embodiments described herein should not be construed as limited to the particular shape of the area as shown herein, but include shape deviations caused by, for example, manufacturing. For example, a region shown or described as flat may generally have rough and / or non-linear characteristics. Furthermore, the acute angles shown may be round. Therefore, the regions shown in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region and are not intended to limit the scope of patenting.
圖1為依據本發明一實施例的顯示面板的立體示意圖。 FIG. 1 is a schematic perspective view of a display panel according to an embodiment of the present invention.
請參照圖1,顯示面板100包括第一基板SB1、第二基板SB2、第三基板SB3、第一黏著層ADL1、多個第一導電接墊CP1、多個第二導電接墊CP2和多條第一連接線CL1。 1, the display panel 100 includes a first substrate SB1, a second substrate SB2, a third substrate SB3, a first adhesive layer ADL1, a plurality of first conductive pads CP1, a plurality of second conductive pads CP2, and a plurality of First connection line CL1.
第一基板SB1具有第一側壁S1。在一些實施例中,可於第一基板SB1之內表面SB1a設置多條第一訊號線SGL1(例如:資料線)、多條第二訊號線SGL2(例如:掃描線)、或其它合適的訊號線(例如:共用電極線、電源供應線、或其它合適的訊號線)以及多個子畫素PX。 The first substrate SB1 has a first sidewall S1. In some embodiments, a plurality of first signal lines SGL1 (eg, data lines), a plurality of second signal lines SGL2 (eg, scan lines), or other suitable signals may be disposed on the inner surface SB1a of the first substrate SB1. Cables (such as common electrode cables, power supply cables, or other suitable signal cables) and multiple sub-pixel PX.
第一訊號線SGL1延伸至第一側壁S1,並且與第二訊號線SGL2交錯。在一些實施例中,多條第一訊號線SGL1可實質上沿著預定方向(例如:第一方向D1)排列(例如可沿著第二訊號線SGL2的延伸方向排列);而多條第二訊號線SGL2則可實質上沿著預定方向(例如:第二方向D2)排列(例如可沿著第一訊號線SGL1的延伸方向排列)。在本實施例中,第一訊號線SGL1和 第二訊號線SGL2可分別以資料線和掃描線為例進行說明,但本發明不限於此。 The first signal line SGL1 extends to the first sidewall S1 and is interleaved with the second signal line SGL2. In some embodiments, the plurality of first signal lines SGL1 may be arranged substantially along a predetermined direction (for example, the first direction D1) (for example, they may be arranged along an extension direction of the second signal line SGL2); The signal line SGL2 can be arranged substantially along a predetermined direction (for example, the second direction D2) (for example, it can be arranged along the extending direction of the first signal line SGL1). In this embodiment, the first signal lines SGL1 and The second signal line SGL2 can be described by taking a data line and a scan line as examples, but the present invention is not limited thereto.
多個子畫素PX可陣列排列於第一基板SB1的內表面上。每一個子畫素PX可包括主動元件TFT和畫素電極PE。主動元件TFT可與畫素電極PE電性連接。主動元件TFT可包括閘極G、源極S和汲極D。在一些實施例中,閘極G可與對應的第二訊號線SGL2(例如:掃描線)電性連接,源極S可與對應的第一訊號線SGL1(例如:資料線)電性連接,汲極D可與對應的畫素電極PE電性連接。在一些實施例中,閘極G與第二訊號線SGL2(例如:掃描線)可由同一圖案化導電層所形成,而第二訊號線SGL2(例如:掃描線)與第一訊號線SGL1(例如:資料線)可屬於不同的圖案化導電層。主動元件TFT可為底閘型電晶體、頂閘型電晶體、立體型電晶體、或其它合適的電晶體。底閘型的電晶體之閘極G位於半導體層(未標示)之下方,頂閘型電晶體之閘極G位於半導體層(未標示)之上方,而立體型電晶體的半導體層(未標示)之通道延伸非位於一平面。半導體層可為單層或多層結構,且其材料包含非晶矽、微晶矽、奈米晶矽、多晶矽、單晶矽、有機半導體材料、氧化物半導體材料、奈米碳管/桿、其它合適的材料、或前述之組合。在一些實施例中,畫素電極PE可選擇性地更包括多個具有不同延伸方向的狹縫(未繪示)或多個具有實質上相同延伸方向的狹縫,但本發明不限於此。 A plurality of sub-pixels PX may be arrayed on the inner surface of the first substrate SB1. Each sub-pixel PX may include an active element TFT and a pixel electrode PE. The active device TFT can be electrically connected to the pixel electrode PE. The active device TFT may include a gate G, a source S, and a drain D. In some embodiments, the gate G may be electrically connected to the corresponding second signal line SGL2 (for example, a scanning line), and the source S may be electrically connected to the corresponding first signal line SGL1 (for example, a data line). The drain electrode D may be electrically connected to the corresponding pixel electrode PE. In some embodiments, the gate G and the second signal line SGL2 (for example, a scan line) may be formed by the same patterned conductive layer, and the second signal line SGL2 (for example: a scan line) and the first signal line SGL1 (for example: : Data line) can belong to different patterned conductive layers. The active device TFT can be a bottom-gate transistor, a top-gate transistor, a three-dimensional transistor, or other suitable transistors. The gate G of the bottom-gate transistor is located below the semiconductor layer (not labeled), the gate G of the top-gate transistor is located above the semiconductor layer (not labeled), and the semiconductor layer of the three-dimensional transistor (not labeled) The channel extension of) is not located on a plane. The semiconductor layer can be a single-layer or multi-layer structure, and its material includes amorphous silicon, microcrystalline silicon, nanocrystalline silicon, polycrystalline silicon, single crystal silicon, organic semiconductor materials, oxide semiconductor materials, nano carbon tubes / rods, others A suitable material, or a combination of the foregoing. In some embodiments, the pixel electrode PE may optionally further include a plurality of slits (not shown) having different extending directions or a plurality of slits having substantially the same extending direction, but the present invention is not limited thereto.
第二基板SB2具有第二側壁S2,且第二基板SB2與第一 基板SB1相對設置。在一些實施例中,可於第一基板SB1與第二基板SB2之間設置顯示介質層LC,例如液晶層,但不限於此。顯示介質層LC(例如:液晶層)包括可被水平電場轉動或切換(in-plane-switching)的液晶分子或者是可被垂直電場轉動或切換(vertical switching)的液晶分子,但本發明不以此為限。在其他實施例中,顯示介質層LC也可以為自發光材料(例如:有機材料、無機材料、量子點/桿、鈣鈦礦及其衍光物、或其它合適的材料)、或除了液晶材料外的其它非自發光材料(例如:電泳、電濕潤、電粉塵、或其它合適的材料)。於部份實施例中,第一基板SB1可為主動陣列基板,而第二基板SB2可為色彩轉換基板。於其它實施例中,第一基板SB1可為主動陣列與色彩轉換基板,而第二基板SB2可不做為色彩轉換基板。其中,色彩轉換基板之色彩轉換材料可為色彩濾光材料、量子點/桿、或其它合適的材料、或前述至少二種之組合或堆疊。 The second substrate SB2 has a second sidewall S2, and the second substrate SB2 and the first substrate SB2 The substrates SB1 are oppositely disposed. In some embodiments, a display medium layer LC, such as a liquid crystal layer, may be disposed between the first substrate SB1 and the second substrate SB2, but is not limited thereto. The display medium layer LC (for example, a liquid crystal layer) includes liquid crystal molecules that can be rotated or switched by a horizontal electric field or liquid crystal molecules that can be rotated or switched by a vertical electric field. However, the present invention is not limited to This is limited. In other embodiments, the display medium layer LC may also be a self-luminous material (for example, organic materials, inorganic materials, quantum dots / rods, perovskite and its derivatives, or other suitable materials), or in addition to liquid crystal materials. Other non-self-luminous materials (for example: electrophoresis, electro-wetting, electro-dust, or other suitable materials). In some embodiments, the first substrate SB1 may be an active array substrate, and the second substrate SB2 may be a color conversion substrate. In other embodiments, the first substrate SB1 may be an active array and color conversion substrate, and the second substrate SB2 may not be used as a color conversion substrate. The color conversion material of the color conversion substrate may be a color filter material, a quantum dot / rod, or other suitable materials, or a combination or stack of at least two of the foregoing.
第三基板SB3具有第三側壁S3,且第一側壁S1、第二側壁S2與第三側壁S3位於顯示面板100之側邊100a,可視為第一側壁S1至第三側壁S3與顯示面板100之側邊100a同側。在一些實施例中,較佳地,第一側壁S1至第三側壁S3與顯示面板100之側邊100a為實質上共平面(例如實質上齊邊)。於部份實施例中,雖然,第一側壁S1至第三側壁S3位於顯示面板100之側邊100a,然而第一側壁S1至第三側壁S3其中至少一者可實質上不齊平於第一側壁S1至第三側壁S3其中至少另一者,其中,不齊 平的程度以不影響後續組裝製程。在一些實施例中,第三基板SB3的尺寸可實質上相同於第一基板SB1的尺寸或第一基板SB1的尺寸與第二基板SB2的尺寸。於部份實施例中,第一基板SB1可較接近第三基板SB3,而第二基板SB2可較遠離第三基板SB3,但不限於此。於其它實施例中,第二基板SB2可較接近第三基板SB3,而第一基板SB1可較遠離第三基板SB3。 The third substrate SB3 has a third side wall S3, and the first side wall S1, the second side wall S2, and the third side wall S3 are located on the side 100a of the display panel 100, and can be regarded as the first to third side walls S1 to S3 and the display panel 100. The side 100a is on the same side. In some embodiments, preferably, the first to third sidewalls S1 to S3 are substantially coplanar (eg, substantially flush) with the side 100a of the display panel 100. In some embodiments, although the first side wall S1 to the third side wall S3 are located on the side 100a of the display panel 100, at least one of the first side wall S1 to the third side wall S3 may be substantially uneven from the first side wall. At least one of the side wall S1 to the third side wall S3, wherein the unevenness The level of flatness does not affect the subsequent assembly process. In some embodiments, the size of the third substrate SB3 may be substantially the same as the size of the first substrate SB1 or the size of the first substrate SB1 and the size of the second substrate SB2. In some embodiments, the first substrate SB1 may be closer to the third substrate SB3, and the second substrate SB2 may be farther from the third substrate SB3, but is not limited thereto. In other embodiments, the second substrate SB2 may be closer to the third substrate SB3, and the first substrate SB1 may be farther from the third substrate SB3.
在一些實施例中,第三基板SB3可做為顯示面板100之導光結構(例如:導光板),以使顯示面板100具薄型化設計。舉例來說,在顯示面板100可更包括具有多個光源LS和容納上述光源LS之框體FB的背光模組BLU1時,框體FB可設置於第三基板SB3之下,且光源LS乘載於框體FB上並設置於第三基板SB3的一側(例如側入式背光模組)。如此一來,在第三基板SB3可做為導光板的情況下,可省略於背光模組BLU1中增設導光結構(例如導光板),以使顯示面板100具薄型化設計。於其它實施例,背光模組BLU1的多個光源LS也可位於第三基板SB3之下且位於第三基板SB3與框體FB之間。 In some embodiments, the third substrate SB3 can be used as a light guide structure (for example, a light guide plate) of the display panel 100 so that the display panel 100 has a thin design. For example, when the display panel 100 may further include a backlight module BLU1 having a plurality of light sources LS and a frame FB accommodating the light sources LS, the frame FB may be disposed below the third substrate SB3, and the light source LS is loaded The frame FB is disposed on one side of the third substrate SB3 (for example, an edge-type backlight module). In this case, when the third substrate SB3 can be used as a light guide plate, a light guide structure (such as a light guide plate) can be omitted from the backlight module BLU1, so that the display panel 100 has a thin design. In other embodiments, the multiple light sources LS of the backlight module BLU1 may also be located below the third substrate SB3 and between the third substrate SB3 and the frame FB.
第一黏著層ADL1可設置於第一基板SB1與第三基板SB3之間或第二基板SB2與第三基板SB3之間。在本實施例中,以第一基板SB1設置於第二基板SB2和第三基板SB3之間為例進行說明,因此,第一黏著層ADL1可設置於第一基板SB1與第三基板SB3。第一黏著層ADL1的材料可以是絕緣材料,例如壓克力樹脂(acrylic resin)、環氧樹脂(epoxy)、玻璃膠(glass frit)、 或其它合適的材料。在一些實施例中,第一黏著層ADL1的厚度例如是小於100μm,以避免第一黏著層ADL1過厚而導致在側邊研磨製程時產生明顯的凹陷,造成後續形成扇入導線(例如後續說明書所提到的第一連接線CL1)時易產生斷裂的問題。 The first adhesive layer ADL1 may be disposed between the first substrate SB1 and the third substrate SB3 or between the second substrate SB2 and the third substrate SB3. In this embodiment, the first substrate SB1 is disposed between the second substrate SB2 and the third substrate SB3 as an example for description. Therefore, the first adhesive layer ADL1 may be disposed between the first substrate SB1 and the third substrate SB3. The material of the first adhesive layer ADL1 may be an insulating material, such as acrylic resin, epoxy resin, glass frit, Or other suitable materials. In some embodiments, the thickness of the first adhesive layer ADL1 is, for example, less than 100 μm, so as to prevent the first adhesive layer ADL1 from being too thick and causing obvious depressions during the side-grinding process, resulting in subsequent formation of fan-in wires (such as subsequent instructions The first connecting line CL1) mentioned above is prone to breakage.
第一導電接墊CP1可分別覆蓋至少部分的第一側壁S1與至少部分的第二側壁S2,其中第一導電接墊CP1與相對應的訊號線(例如:第一訊號線SGL1)電性連接,並且兩相鄰之第一導電接墊CP1的間距(pitch)為d1,其中,間距(pitch)可為兩相鄰之第一導電接墊CP1之中心線間的距離包含兩相鄰之第一導電接墊CP1的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第一導電接墊CP1各約一半寬度或者是兩相鄰之第一導電接墊CP1的一個間隔(spacing)加上一個第一導電接墊CP1寬度。在一些實施例中,兩相鄰之第一導電接墊CP1的間距d1可大於等於約100微米且小於等於約700微米(例如:100μm≦d1≦700μm),但不限於此。舉例來說,以約55吋FHD顯示器來說,兩相鄰之第一導電接墊CP1的間距d1可為約210μm,但不限於此,可依設計需求及/或顯示器之尺吋來設計間距d1。第一導電接墊CP1可為單層或多層結構,且其材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第一導電接墊CP1可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板100的側邊100a。 The first conductive pad CP1 may cover at least part of the first side wall S1 and at least part of the second side wall S2, respectively. The first conductive pad CP1 is electrically connected to a corresponding signal line (for example, the first signal line SGL1). And the pitch of two adjacent first conductive pads CP1 is d1, wherein the pitch can be the distance between the center lines of two adjacent first conductive pads CP1 including two adjacent first pads A spacing of a conductive pad CP1 plus two half widths of two first conductive pads CP1 located next to a spacing or a spacing of two adjacent first conductive pads CP1 ) Add a width of the first conductive pad CP1. In some embodiments, the distance d1 between two adjacent first conductive pads CP1 may be greater than or equal to about 100 microns and less than or equal to about 700 microns (for example, 100 μm ≦ d1 ≦ 700 μm), but is not limited thereto. For example, for a 55-inch FHD display, the distance d1 between two adjacent first conductive pads CP1 may be about 210 μm, but it is not limited thereto, and the distance may be designed according to the design requirements and / or the size of the display d1. The first conductive pad CP1 may have a single-layer or multi-layer structure, and its material may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the first conductive pad CP1 may be fabricated on the side 100 a of the display panel 100 by gravure printing, pad printing, screen printing, yellow plating etching, or other suitable methods.
第二導電接墊CP2分別覆蓋至少部分的第三側壁S3,其中兩相鄰之第二導電接墊CP2的間距(pitch)為d2,且d1>d2,其中,間距(pitch)可為兩相鄰之第二導電接墊CP2之中心線間的距離包含兩相鄰之第二導電接墊CP2的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第二導電接墊CP2各約一半寬度或者是兩相鄰之第二導電接墊CP2的一個間隔(spacing)加上一個第二導電接墊CP2寬度。如此一來,顯示面板100於側邊100a可呈現垂直扇入的線路設計,使得用來連接電路板之接墊可從第一導電接墊CP1扇入至第二導電接墊CP2,如此在進行側邊封裝製程時可具有良好的製程容忍空間,以提升電路板接著於顯示面板的精準度,進而改善顯示畫面不連續的問題。在一些實施例中,兩相鄰之第二導電接墊CP2的間距d2可大於等於20微米且小於等於700微米(例如:20μm≦d2≦700μm),但不限於此。在本實施例中,兩相鄰之第二導電接墊CP2的間距d2以180μm為例進行說明,本發明不以此為限,可依設計需求及/或顯示器之尺吋來設計間距d1。第二導電接墊CP2可為單層或多層結構,且其材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第二導電接墊CP2可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板100的側邊100a。 The second conductive pads CP2 respectively cover at least part of the third sidewall S3. The pitch of two adjacent second conductive pads CP2 is d2, and d1> d2, wherein the pitch may be two phases. The distance between the center lines of adjacent second conductive pads CP2 includes a spacing of two adjacent second conductive pads CP2 plus two second conductive pads CP2 located next to a spacing. About half the width or a spacing of two adjacent second conductive pads CP2 plus a width of a second conductive pad CP2. In this way, the display panel 100 can present a vertical fan-in circuit design on the side 100a, so that the pads used to connect the circuit board can be fanned in from the first conductive pad CP1 to the second conductive pad CP2, and so on. The side packaging process can have a good process tolerance space to improve the accuracy of the circuit board adhering to the display panel, thereby improving the problem of discontinuous display screens. In some embodiments, a distance d2 between two adjacent second conductive pads CP2 may be greater than or equal to 20 micrometers and less than or equal to 700 micrometers (for example, 20 μm ≦ d2 ≦ 700 μm), but is not limited thereto. In this embodiment, the distance d2 between two adjacent second conductive pads CP2 is described by taking 180 μm as an example. The present invention is not limited thereto, and the distance d1 may be designed according to design requirements and / or the size of the display. The second conductive pad CP2 may have a single-layer or multi-layer structure, and its material may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the second conductive pad CP2 may be fabricated on the side 100 a of the display panel 100 by gravure transfer printing, pad printing, screen printing, yellow plating etching, or other suitable methods.
應注意的是,兩相鄰之第二導電接墊CP2的間距d2須考慮到電路板的多個連接墊(例如用來連接第二導電接墊CP2之連 接墊)之間的間距及其製程的穩定性。從另一方面觀之,若兩相鄰之第二導電接墊CP2的間距d2過小則會導致沒有適用的電路板。舉例來說,連接墊之間的間距若設計太小則會導致電路板的製程穩定性不佳,造成每個連接墊之間的間距不均(超過可容許之誤差)。 It should be noted that the distance d2 between two adjacent second conductive pads CP2 must take into account multiple connection pads of the circuit board (such as the connection used to connect the second conductive pad CP2). The spacing between pads) and the stability of the process. On the other hand, if the distance d2 between two adjacent second conductive pads CP2 is too small, there will be no applicable circuit board. For example, if the spacing between the connection pads is too small, the process stability of the circuit board is not good, and the spacing between each connection pad is uneven (exceeding the allowable error).
在一些實施例中,為了確保第二導電接墊CP2與電路板連接墊的接著面積(例如壓合引腳結構的面積)大於約5000μm2,第二導電接墊CP2的高度例如是約300μm;而第二導電接墊CP2的寬度例如是大於等於約15μm且小於等於約100μm,而第三基板SB3的厚度例如可至少為約0.7mm至約4mm,但不限於此。 In some embodiments, in order to ensure that the bonding area of the second conductive pad CP2 and the connection pad of the circuit board (for example, the area of the bonding pin structure) is greater than about 5000 μm 2 , the height of the second conductive pad CP2 is about 300 μm; The width of the second conductive pad CP2 is, for example, about 15 μm or more and about 100 μm or less, and the thickness of the third substrate SB3 is, for example, at least about 0.7 mm to about 4 mm, but is not limited thereto.
第一連接線CL1分別連接相對應的第一導電接墊CP1的其中之一的一端以及相對應的第二導電接墊CP2的其中之一的一端。第一連接線CL1可為單層或多層結構,且其材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第一連接線CL1可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻或其它合適的方式製作於顯示面板100的側邊100a。第一連接線CL1的寬度例如是大於等於約15μm且小於等於約70μm。在本實施例中,第一連接線CL1的寬度是以約20μm為例進行說明,但本發明不以此為限。另外,每一條第一連接線CL1的寬度可設計成不同的線寬、長度、及/或截面積,藉以補償導線間的電阻差異。若第一連接線CL1受限於材料種類與形成方式(例如:印刷),其線寬若過小則會導致 製程的穩定性不佳。 The first connection line CL1 is respectively connected to one end of one of the corresponding first conductive pads CP1 and one end of one of the corresponding second conductive pads CP2. The first connection line CL1 may have a single-layer or multi-layer structure, and a material thereof may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the first connecting line CL1 may be fabricated on the side 100 a of the display panel 100 by gravure transfer printing, pad printing, screen printing, coating yellow etching, or other suitable methods. The width of the first connection line CL1 is, for example, about 15 μm or more and about 70 μm or less. In this embodiment, the width of the first connection line CL1 is described by taking about 20 μm as an example, but the present invention is not limited thereto. In addition, the width of each first connection line CL1 can be designed to be different in line width, length, and / or cross-sectional area, so as to compensate for the difference in resistance between the wires. If the first connection line CL1 is limited by the type of material and the formation method (for example: printing), if the line width is too small, it will cause The stability of the process is not good.
在本實施例中,第一連接線CL1的一端連接至相對應的第一導電接墊CP1,並且從第一側壁S1往第三側壁S3延伸(例如:會經過第一黏著層ADL1的側壁),使得第一連接線CL1的另一端連接至相對應的第二導電接墊CP2。在本實施例中,兩相鄰之第一導電接墊CP1的間距d1是以約210μm為例進行說明;第一連接線CL1的寬度是以約20μm為例進行說明;兩相鄰之第二導電接墊CP2的間距d2是以約180μm為例進行說明,在上述的情況下,第一連接線CL1的高度(例如是第一導電接墊CP1與相對應的第二導電接墊CP2之間的垂直距離)可至少約為1062μm,但不限於此。 In this embodiment, one end of the first connection line CL1 is connected to the corresponding first conductive pad CP1, and extends from the first side wall S1 to the third side wall S3 (for example, the side wall passing through the first adhesive layer ADL1) , So that the other end of the first connection line CL1 is connected to the corresponding second conductive pad CP2. In this embodiment, the distance d1 between two adjacent first conductive pads CP1 is described by taking about 210 μm as an example; the width of the first connection line CL1 is described by taking about 20 μm as an example; The pitch d2 of the conductive pad CP2 is described with an example of about 180 μm. In the above-mentioned case, the height of the first connection line CL1 (for example, between the first conductive pad CP1 and the corresponding second conductive pad CP2 Vertical distance) may be at least about 1062 μm, but is not limited thereto.
在一些實施例中,顯示面板100更可包括至少一第一軟性電路板FPC1。第一軟性電路板FPC1可設置於第三基板SB3的第三側壁S3,其中第一軟性電路板FPC1可覆蓋第二導電接墊CP2至少一部份且電性連接至第一訊號線SGL1。如此一來,由於顯示面板100與第一軟性電路板FPC1是於側邊100a進行訊號連接,故可減少邊框的寬度,達到窄邊框或是無邊框之顯示面板的需求。第一軟性電路板FPC1可包括連接墊(未繪示)以及驅動電路(未繪示)。在一些實施例中,第一軟性電路板FPC1可以透過導電膠(例如:異方性導電膠(ACF)或其它合適的導電膠)來連接第一軟性電路板FPC1的連接墊與第二導電接墊CP2,使得第一軟性電路板FPC1與第一訊號線SGL1電性連接。 In some embodiments, the display panel 100 may further include at least one first flexible circuit board FPC1. The first flexible circuit board FPC1 may be disposed on the third side wall S3 of the third substrate SB3. The first flexible circuit board FPC1 may cover at least a part of the second conductive pad CP2 and is electrically connected to the first signal line SGL1. In this way, since the display panel 100 and the first flexible circuit board FPC1 are signal-connected at the side 100a, the width of the frame can be reduced to meet the requirements of a narrow or frameless display panel. The first flexible circuit board FPC1 may include a connection pad (not shown) and a driving circuit (not shown). In some embodiments, the first flexible circuit board FPC1 may be connected to the second conductive connection pad of the first flexible circuit board FPC1 through a conductive adhesive (for example, anisotropic conductive adhesive (ACF) or other suitable conductive adhesive). The pad CP2 makes the first flexible circuit board FPC1 and the first signal line SGL1 electrically connected.
在本實施例中,顯示面板100可至少包括兩個第一軟性電路板FPC1,其分別連接於相對應的第二導電接墊CP2(如圖1所示)。如此一來,可改善第一軟性電路板FPC1中的連接墊大小或其位置隨著第一軟性電路板FPC1的尺寸放大而導致精度不佳的問題。除此之外,由於兩相鄰之第一導電接墊CP1的間距d1大於兩相鄰之第二導電接墊CP2的間距d2(例如:垂直扇入結構),因此,相鄰的兩個第一軟性電路板FPC1之間不易發生相互碰撞或是壓著機構互相干涉的問題。 In this embodiment, the display panel 100 may include at least two first flexible circuit boards FPC1, which are respectively connected to corresponding second conductive pads CP2 (as shown in FIG. 1). In this way, the size or position of the connection pad in the first flexible circuit board FPC1 can be improved as the size of the first flexible circuit board FPC1 is enlarged, resulting in poor accuracy. In addition, since the distance d1 between two adjacent first conductive pads CP1 is greater than the distance d2 between two adjacent second conductive pads CP2 (eg, a vertical fan-in structure), two adjacent first It is difficult for a flexible circuit board FPC1 to collide with each other or the pressing mechanism to interfere with each other.
基於上述,由於兩相鄰之第一導電接墊CP1的間距d1大於兩相鄰之第二導電接墊CP2的間距d2(例如:d1>d2),使得用來連接電路板之接墊可從覆蓋於部分第一側壁S1的第一導電接墊CP1扇入至覆蓋於部分第三側壁S3的第二導電接墊CP2(例如顯示面板100於側邊100a呈現垂直扇入的線路設計),如此在進行側邊封裝製程時可具有良好的製程容忍空間,以提升電路板接著於顯示面板的精準度,藉此改善顯示畫面不連續的問題。 Based on the above, since the distance d1 between two adjacent first conductive pads CP1 is greater than the distance d2 between two adjacent second conductive pads CP2 (eg, d1> d2), the pads used to connect the circuit board can be The first conductive pad CP1 covering part of the first side wall S1 is fan-in to the second conductive pad CP2 covering part of the third side wall S3 (for example, the display panel 100 has a vertical fan-in circuit design on the side 100a), so When the side packaging process is performed, a good process tolerance space can be provided to improve the accuracy of the circuit board adhering to the display panel, thereby improving the problem of discontinuous display screens.
圖2為依據本發明另一實施例的顯示面板的立體示意圖。圖3為依據本發明又一實施例的顯示面板的立體示意圖。應注意的是,顯示面板200、300大致上相同於顯示面板100,其不同之處在於顯示面板200、300的第三基板SB3的尺寸小於第一基板SB1的尺寸,故相同或相似元件使用相同或相似標號,其餘構件之連接關係、材料及其製程已於前文中進行詳盡地描述,故於下文中不再重複贅述。 FIG. 2 is a schematic perspective view of a display panel according to another embodiment of the present invention. 3 is a schematic perspective view of a display panel according to another embodiment of the present invention. It should be noted that the display panels 200 and 300 are substantially the same as the display panel 100. The difference is that the size of the third substrate SB3 of the display panels 200 and 300 is smaller than the size of the first substrate SB1, so the same or similar components are used the same Or similar symbols, the connection relationship, materials and process of the remaining components have been described in detail in the foregoing, so they will not be repeated hereafter.
請參照圖2、3,顯示面板200、300的第三基板SB3的尺寸可小於第一基板SB1的尺寸。舉例來說,對於顯示面板200的側邊200a來說(例如沿第一方向D1延伸的側邊),第三基板SB3於第三側壁S3的面積可實質上相同於第一基板SB1於第一側壁S1的面積,而對於顯示面板200的另一側邊來說(例如沿第二方向D2延伸的側邊),第三基板SB3於該側的側壁面積可小於第一基板SB1於該側的側壁面積。在一些實施例中,顯示面板200、300更可分別包括背光模組BLU2、BLU3。背光模組BLU2、BLU3可包含多個光源LS與容納此光源LS的框體FB。在本實施例中,光源LS是以無機發光元件,例如:無機發光二極體(LED)為例進行說明,但本發明不以此為限。在其他實施例中,光源LS也可以是有機發光元件,例如:有機發光二極體(LED),但不限於此。 Please refer to FIGS. 2 and 3. The size of the third substrate SB3 of the display panels 200 and 300 may be smaller than that of the first substrate SB1. For example, for the side 200a of the display panel 200 (for example, the side extending along the first direction D1), the area of the third substrate SB3 on the third side wall S3 may be substantially the same as that of the first substrate SB1 on the first The area of the sidewall S1, and for the other side of the display panel 200 (for example, the side extending along the second direction D2), the area of the sidewall of the third substrate SB3 on this side may be smaller than that of the first substrate SB1 on this side. Sidewall area. In some embodiments, the display panels 200 and 300 may further include backlight modules BLU2 and BLU3, respectively. The backlight modules BLU2 and BLU3 may include a plurality of light sources LS and a frame FB accommodating the light sources LS. In this embodiment, the light source LS is described using an inorganic light emitting element, such as an inorganic light emitting diode (LED) as an example, but the present invention is not limited thereto. In other embodiments, the light source LS may also be an organic light emitting element, such as an organic light emitting diode (LED), but is not limited thereto.
在一些實施例中,如圖2所示,顯示面板200的背光模組BLU2設置於第三基板SB3(或者可視為於第一基板SB1)下方,且光源LS還設置於第一基板SB1的下方(例如第三基板SB3所暴露之第一基板SB1的下方),而背光模組BLU2可視為直下式背光模組。另外,在一些實施例中,第三基板SB3可做為顯示面板200之導光結構,如此一來,光源LS散射至四周的光線可集中於第一基板SB1,藉此提升出光率。更甚者,可使顯示面板200較為薄型化設計。 In some embodiments, as shown in FIG. 2, the backlight module BLU2 of the display panel 200 is disposed below the third substrate SB3 (or considered as the first substrate SB1), and the light source LS is further disposed below the first substrate SB1. (Such as below the first substrate SB1 exposed by the third substrate SB3), and the backlight module BLU2 can be regarded as a direct type backlight module. In addition, in some embodiments, the third substrate SB3 can be used as the light guiding structure of the display panel 200. In this way, the light scattered by the light source LS to the surroundings can be concentrated on the first substrate SB1, thereby improving the light output. Furthermore, the display panel 200 can be made thinner.
在另一些實施例中,如圖3所示,顯示面板300的背光模組BLU3設置於第一基板SB1之下,且背光模組BLU3至少包 含導光板LG與多個設置於導光板LG一側之光源LS,而背光模組BLU3可視為側入式背光模組。因此,顯示面板300可較為薄型化設計。於其它實施例,背光模組BLU3的多個光源LS可位於第三基板SB3與導光板LG之下且位於第三基板SB3與框體FB及導光板LG與框體FB之間。 In other embodiments, as shown in FIG. 3, the backlight module BLU3 of the display panel 300 is disposed below the first substrate SB1, and the backlight module BLU3 includes at least The light guide plate LG and a plurality of light sources LS disposed on one side of the light guide plate LG are included, and the backlight module BLU3 can be regarded as a side-type backlight module. Therefore, the display panel 300 can be designed to be thinner. In other embodiments, the multiple light sources LS of the backlight module BLU3 may be located below the third substrate SB3 and the light guide plate LG and between the third substrate SB3 and the frame FB and the light guide plate LG and the frame FB.
圖4為依據本發明再一實施例的顯示面板的立體示意圖,其中顯示面板400大致上相同於顯示面板100,其不同之處在於顯示面板400的第三基板SB3設置於第二基板SB2上,例如:第二基板SB2位於第三基板SB3與第一基板SB1之間,而第一黏著層ADL1則可設置於第三基板SB3與第二基板SB2之間。相同或相似元件使用相同或相似標號,其餘構件之連接關係、材料及其製程已於前文中進行詳盡地描述,故於下文中不再重複贅述。應注意的是,圖4中省略了背光模組BLU1,以清楚地表示顯示面板400於側邊400a之多條連接線、多個導電接墊以及多個軟性電路板之間的相對位置與連接關係。 4 is a schematic perspective view of a display panel according to yet another embodiment of the present invention. The display panel 400 is substantially the same as the display panel 100. The difference is that the third substrate SB3 of the display panel 400 is disposed on the second substrate SB2. For example, the second substrate SB2 is located between the third substrate SB3 and the first substrate SB1, and the first adhesive layer ADL1 may be disposed between the third substrate SB3 and the second substrate SB2. Identical or similar components are assigned the same or similar reference numerals. The connection relationship, materials, and manufacturing process of the remaining components have been described in detail in the foregoing, so they will not be repeated hereafter. It should be noted that the backlight module BLU1 is omitted in FIG. 4 to clearly show the relative positions and connections between the multiple connection lines, multiple conductive pads, and multiple flexible circuit boards of the display panel 400 on the side 400a. relationship.
請參照圖4,第三基板SB3設置於第二基板SB2上,其可作為保護基板(例如:保護玻璃基板)或是觸控基板。在本實施例中,第三基板SB3是以觸控基板為例進行說明,因此,顯示面板400可包括觸控陣列TA、多個第三導電接墊CP3、多個第四導電接墊CP4以及多條第二連接線CL2。 Referring to FIG. 4, the third substrate SB3 is disposed on the second substrate SB2 and can be used as a protective substrate (for example, a protective glass substrate) or a touch substrate. In this embodiment, the third substrate SB3 is described by taking a touch substrate as an example. Therefore, the display panel 400 may include a touch array TA, a plurality of third conductive pads CP3, a plurality of fourth conductive pads CP4, and A plurality of second connecting lines CL2.
觸控陣列TA設置於第三基板SB3的內表面與第二基板SB2的外表面之間,且觸控陣列TA可延伸至第三側壁S3。另外, 第一黏著層ADL1設置於第二基板SB2的外表面與第三基板SB3的內表面之間。在一些實施例中,觸控陣列TA可以是電容式觸控陣列,其是藉由觸碰物(例如手指、筆、或其它合適的觸碰物)的帶電特性來進行控制的輸入裝置。舉例來說,當觸碰物觸碰到觸控陣列TA或者在觸控陣列TA上滑動時,觸控陣列TA上的電容量即會發生改變,藉由偵測此電容量改變的技術,即可計算出代表觸碰物的游標移動量。在另一些實施例中,觸控陣列TA也可以是電阻式觸控陣列、或是其他適合的觸控陣列。另外,觸控陣列TA可包括多個陣列排列的觸控電極,且每個觸控電極的圖案可為矩形、菱形、網狀、或其他適合的圖案,本發明不以此為限。 The touch array TA is disposed between an inner surface of the third substrate SB3 and an outer surface of the second substrate SB2, and the touch array TA can extend to the third sidewall S3. In addition, The first adhesive layer ADL1 is disposed between an outer surface of the second substrate SB2 and an inner surface of the third substrate SB3. In some embodiments, the touch array TA may be a capacitive touch array, which is an input device controlled by the charged characteristics of a touch object (such as a finger, a pen, or other suitable touch objects). For example, when a touch object touches the touch array TA or slides on the touch array TA, the capacitance on the touch array TA will change. By detecting this change in capacitance, The cursor movement amount representing the touching object can be calculated. In other embodiments, the touch array TA may also be a resistive touch array, or other suitable touch arrays. In addition, the touch array TA may include a plurality of touch electrodes arranged in an array, and the pattern of each touch electrode may be rectangular, diamond, mesh, or other suitable patterns, which is not limited in the present invention.
第三導電接墊CP3可分別覆蓋至少部分的第三側壁S3,且第三導電接墊CP3與觸控陣列TA電性連接,其中兩相鄰之第三導電接墊CP3的間距為d3。在一些實施例中,兩相鄰之第三導電接墊CP3的間距d3可大於等於約50μm且小於等於約1000μm(例如:50μm≦d3≦1000μm),但不限於此,其中,間距(pitch)可為兩相鄰之第三導電接墊CP3之中心線間的距離包含兩相鄰之第三導電接墊CP3的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第三導電接墊CP3各約一半寬度或者是兩相鄰之第三導電接墊CP3的一個間隔(spacing)加上一個第三導電接墊CP3寬度。在一些實施例中,第三導電接墊CP3可位於兩相鄰的第一軟性電路板FPC1之間,但不限於此。第三導電接墊CP3更可覆蓋部分第一黏著層ADL1的側壁。第三導電接墊CP3可為 單層或多層結構,且其材料包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第三導電接墊CP3可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板400的側邊400a。 The third conductive pads CP3 can respectively cover at least a part of the third sidewall S3, and the third conductive pads CP3 are electrically connected to the touch array TA. The distance between two adjacent third conductive pads CP3 is d3. In some embodiments, the distance d3 between two adjacent third conductive pads CP3 may be greater than or equal to about 50 μm and less than or equal to about 1000 μm (for example, 50 μm ≦ d3 ≦ 1000 μm), but is not limited thereto, wherein the pitch The distance between the center lines of two adjacent third conductive pads CP3 may include a spacing of two adjacent third conductive pads CP3 plus two third conductive pads located next to a spacing Each of the pads CP3 is about half the width or a spacing of two adjacent third conductive pads CP3 plus a third conductive pad CP3 width. In some embodiments, the third conductive pad CP3 may be located between two adjacent first flexible circuit boards FPC1, but is not limited thereto. The third conductive pad CP3 can further cover a part of the sidewall of the first adhesive layer ADL1. The third conductive pad CP3 may be Single-layer or multi-layer structure, and its material includes metal, alloy, metal oxide, metal nitride, metal oxynitride, transparent conductive material, or other suitable materials. In some embodiments, the third conductive pad CP3 may be fabricated on the side 400a of the display panel 400 by gravure transfer printing, pad printing, screen printing, yellow plating etching, or other suitable methods.
第四導電接墊CP4可分別覆蓋至少部分的第三側壁S3,其中兩相鄰之第四導電接墊CP4的間距為d4,且d3>d4,其中,間距(pitch)可為兩相鄰之第四導電接墊CP4之中心線間的距離包含兩相鄰之第四導電接墊CP4的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第四導電接墊CP4各約一半寬度或者是兩相鄰之第四導電接墊CP4的一個間隔(spacing)加上一個第四導電接墊CP4寬度。如此一來,顯示面板400於側邊400a可呈現垂直扇入的線路設計,使得用來連接電路板之接墊從第三導電接墊CP3扇入至第四導電接墊CP4,進而在進行側邊封裝製程時具有良好的製程容忍空間,藉此提升電路板接著於顯示面板的精準度。舉例來說,用來連接第四導電接墊CP4的電路板不易與相鄰的兩個第一軟性電路板FPC1產生相互碰撞或是壓著機構互相干涉的問題。 The fourth conductive pad CP4 may respectively cover at least a part of the third sidewall S3. The distance between two adjacent fourth conductive pads CP4 is d4, and d3> d4, wherein the pitch may be two adjacent ones. The distance between the center lines of the fourth conductive pads CP4 includes a spacing of two adjacent fourth conductive pads CP4 plus about half each of the two fourth conductive pads CP4 located next to a spacing. The width is a spacing of two adjacent fourth conductive pads CP4 plus a width of a fourth conductive pad CP4. In this way, the display panel 400 can present a vertical fan-in circuit design on the side 400a, so that the pads used to connect the circuit board are fan-in from the third conductive pad CP3 to the fourth conductive pad CP4, and then on the side The edge packaging process has a good process tolerance space, thereby improving the accuracy of the circuit board and the display panel. For example, the circuit board used to connect the fourth conductive pad CP4 does not easily collide with two adjacent first flexible circuit boards FPC1 or interfere with the pressing mechanism.
在一些實施例中,兩相鄰之第四導電接墊CP4的間距d4可大於等於約30μm且小於等於約700μm(例如:30μm≦d4≦700μm),但不限於此。在一些實施例中,第四導電接墊CP4位於兩相鄰的第一軟性電路板FPC1之間,但不限於此。第四導電接墊 CP4可設置於第三導電接墊CP3之上。第四導電接墊CP4可為單層或多層結構,且其的材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第四導電接墊CP4可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板400的側邊400a。 In some embodiments, a distance d4 between two adjacent fourth conductive pads CP4 may be greater than or equal to about 30 μm and less than or equal to about 700 μm (for example, 30 μm ≦ d4 ≦ 700 μm), but is not limited thereto. In some embodiments, the fourth conductive pad CP4 is located between two adjacent first flexible circuit boards FPC1, but is not limited thereto. Fourth conductive pad CP4 may be disposed on the third conductive pad CP3. The fourth conductive pad CP4 may have a single-layer or multi-layer structure, and a material thereof may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the fourth conductive pad CP4 can be fabricated on the side 400 a of the display panel 400 by gravure transfer printing, pad printing, screen printing, yellow plating etching, or other suitable methods.
第二連接線CL2可分別連接相對應的第三導電接墊CP3的其中之一的一端以及相對應的第四導電接墊CP4的其中之一的一端。第二連接線CL2可為單層或多層結構,且其材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第二連接線CL2可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板400的側邊400a。第二連接線CL2的寬度例如是大於等於約15μm且小於等於約70μm。在本實施例中,第二連接線CL2的寬度是以約20μm為例進行說明,但本發明不以此為限。另外,每一條第二連接線CL2的寬度可設計成不同的線寬,藉以補償導線間的電阻差異(例如每一條第二連接線CL2的長度不同所造成之電阻差異)。若第二連接線CL2受限於材料種類與形成方式(例如:印刷),其線寬若過小則會產生製程穩定性不佳的問題。 The second connection line CL2 can respectively connect one end of one of the corresponding third conductive pads CP3 and one end of one of the corresponding fourth conductive pads CP4. The second connection line CL2 may have a single-layer or multi-layer structure, and its material may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the second connection line CL2 can be fabricated on the side 400 a of the display panel 400 by gravure transfer printing, pad printing, screen printing, coating yellow light etching, or other suitable methods. The width of the second connection line CL2 is, for example, about 15 μm or more and about 70 μm or less. In this embodiment, the width of the second connection line CL2 is described by taking about 20 μm as an example, but the present invention is not limited thereto. In addition, the width of each second connection line CL2 can be designed to be different, so as to compensate for the resistance difference between the wires (for example, the resistance difference caused by the different length of each second connection line CL2). If the second connection line CL2 is limited by the type of material and the forming method (for example, printing), if the line width is too small, a problem of poor process stability may occur.
在一些實施例中,顯示面板400更可包括至少一第二軟性電路板FPC2。第二軟性電路板FPC2可設置於第三基板SB3的 第三側壁S3,其中至少一第二軟性電路板FPC2覆蓋第四導電接墊CP4至少一部份且電性連接至觸控陣列TA。如此一來,由於觸控陣列TA與第二軟性電路板FPC2是於顯示面板400的側邊400a進行訊號連接,因此除了可達到窄邊框或是無邊框之顯示面板的需求,在顯示面板的邊框處也可實現良好的觸控表現。第二軟性電路板FPC2可包括連接墊(未繪示)以及驅動電路(未繪示)。在一些實施例中,第二軟性電路板FPC2可以透過導電膠(例如:異方性導電膠(ACF)或其它合適的導電膠)來連接第二軟性電路板FPC2的連接墊與第四導電接墊CP4,使得第二軟性電路板FPC2與觸控陣列TA電性連接。 In some embodiments, the display panel 400 may further include at least one second flexible circuit board FPC2. The second flexible circuit board FPC2 may be disposed on the third substrate SB3. The third sidewall S3, in which at least one second flexible circuit board FPC2 covers at least a portion of the fourth conductive pad CP4 and is electrically connected to the touch array TA. In this way, since the touch array TA and the second flexible circuit board FPC2 are signal-connected at the side 400a of the display panel 400, in addition to the requirements of a narrow or borderless display panel, the border of the display panel can be achieved. You can also achieve good touch performance. The second flexible circuit board FPC2 may include a connection pad (not shown) and a driving circuit (not shown). In some embodiments, the second flexible circuit board FPC2 may be connected to the fourth conductive connection pad of the second flexible circuit board FPC2 through a conductive adhesive (for example, anisotropic conductive adhesive (ACF) or other suitable conductive adhesive). The pad CP4 enables the second flexible circuit board FPC2 to be electrically connected to the touch array TA.
圖5為依據本發明更一實施例的顯示面板的立體示意圖,其中顯示面板500大致相同於顯示面板400,其不同之處在於顯示面板500更包括了多條第三訊號線SGL3、多個第五導電接墊CP5、多個第六導電接墊CP6以及多條第三連接線CL3,故相同或相似元件使用相同或相似標號,其餘構件之連接關係、材料及其製程已於前文中進行詳盡地描述,故於下文中不再重複贅述。應注意的是,圖5中也省略了背光模組BLU1,以清楚地表示顯示面板500於側邊500a之多條連接線、多個導電接墊以及多個軟性電路板之間的相對位置與連接關係。 5 is a schematic perspective view of a display panel according to another embodiment of the present invention. The display panel 500 is substantially the same as the display panel 400. The difference is that the display panel 500 further includes a plurality of third signal lines SGL3, a plurality of first The five conductive pads CP5, a plurality of sixth conductive pads CP6, and a plurality of third connecting lines CL3, so the same or similar components use the same or similar reference numerals, and the connection relationships, materials and processes of the remaining components have been described in detail in the foregoing. The description is not repeated here. It should be noted that the backlight module BLU1 is also omitted in FIG. 5 to clearly show the relative positions of the multiple connection lines, multiple conductive pads, and multiple flexible circuit boards of the display panel 500 on the side 500a. Connection relationship.
請參照圖5,顯示面板500更包括了多條第三訊號線SGL3、多個第五導電接墊CP5、多個第六導電接墊CP6以及多條第三連接線CL3。 Referring to FIG. 5, the display panel 500 further includes a plurality of third signal lines SGL3, a plurality of fifth conductive pads CP5, a plurality of sixth conductive pads CP6, and a plurality of third connection lines CL3.
第三訊號線SGL3設置於第一基板SB1之內表面,且第三訊號線SGL3延伸至第一側壁S1,其中第一訊號線SGL1與第三訊號線SGL3具有不同的電訊號。在一些實施例中,第一訊號線SGL1與第三訊號線SGL3可實質上沿著預定方向(例如:第一方向D1)交替排列(例如可實質上沿著第二訊號線SGL2的延伸方向),但不限於此。 The third signal line SGL3 is disposed on the inner surface of the first substrate SB1, and the third signal line SGL3 extends to the first side wall S1. The first signal line SGL1 and the third signal line SGL3 have different electrical signals. In some embodiments, the first signal line SGL1 and the third signal line SGL3 may be alternately arranged substantially along a predetermined direction (for example, the first direction D1) (for example, substantially along the extending direction of the second signal line SGL2) , But not limited to this.
第五導電接墊CP5可分別覆蓋至少部分的第一側壁S1與至少部分的第二側壁S2,且第五導電接墊CP5與相對應之第三訊號線SGL3電性連接。舉例而言,第五導電接墊CP5與第一導電接墊CP1可實質上沿著預定方向(例如:第一方向D1)交替排列(例如可實質上沿著第二訊號線SGL2的延伸方向交替排列),但不限於此。另外,兩相鄰之第五導電接墊CP5的間距為d5。在一些實施例中,兩相鄰之第五導電接墊CP5的間距d5可大於等於約200μm且小於等於約1400μm(200μm≦d5≦1400μm),但不限於此,其中,間距(pitch)可為兩相鄰之第五導電接墊CP5之中心線間的距離包含兩相鄰之第五導電接墊CP5的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第五導電接墊CP5各約一半寬度或者是兩相鄰之第五導電接墊CP5的一個間隔(spacing)加上一個第五導電接墊CP5寬度。在一些實施例中,第五導電接墊CP5可為單層或多層結構,且其材料包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第五導電接墊CP5可以採 用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板500的側邊500a。 The fifth conductive pad CP5 can cover at least part of the first side wall S1 and at least part of the second side wall S2, respectively, and the fifth conductive pad CP5 is electrically connected to the corresponding third signal line SGL3. For example, the fifth conductive pads CP5 and the first conductive pads CP1 may be alternately arranged substantially along a predetermined direction (for example, the first direction D1) (for example, they may be substantially alternated along the extending direction of the second signal line SGL2) Permutation), but is not limited to this. In addition, a distance between two adjacent fifth conductive pads CP5 is d5. In some embodiments, the distance d5 between two adjacent fifth conductive pads CP5 may be greater than or equal to about 200 μm and less than or equal to about 1400 μm (200 μm ≦ d5 ≦ 1400 μm), but is not limited thereto. The pitch may be The distance between the center lines of two adjacent fifth conductive pads CP5 includes a spacing of two adjacent fifth conductive pads CP5 plus two fifth conductive pads located next to a spacing CP5 are each about half the width or a spacing of two adjacent fifth conductive pads CP5 plus a fifth conductive pad CP5 width. In some embodiments, the fifth conductive pad CP5 may have a single-layer or multi-layer structure, and its material includes a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. . In some embodiments, the fifth conductive pad CP5 may be It is fabricated on the side 500 a of the display panel 500 by gravure transfer, pad printing, screen printing, yellow photo-etching, or other suitable methods.
第六導電接墊CP6可分別覆蓋至少部分的第一側壁S1,其中兩相鄰之第六導電接墊CP6的間距為d6,且d5>d6,其中,間距(pitch)可為兩相鄰之第六導電接墊CP6之中心線間的距離包含兩相鄰之第六導電接墊CP6的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第六導電接墊CP6各約一半寬度或者是兩相鄰之第六導電接墊CP6的一個間隔(spacing)加上一個第六導電接墊CP6寬度。如此一來,顯示面板500於側邊500a可呈現垂直扇入的線路設計,使得用來連接電路板之接墊從第五導電接墊CP5扇入至第六導電接墊CP6,進而在進行側邊封裝製程時具有良好的製程容忍空間,以提升電路板接著於顯示面板的精準度,藉此改善顯示畫面不連續的問題。 The sixth conductive pad CP6 may respectively cover at least part of the first sidewall S1. The distance between two adjacent sixth conductive pads CP6 is d6, and d5> d6, wherein the pitch may be two adjacent ones. The distance between the center lines of the sixth conductive pads CP6 includes a spacing of two adjacent sixth conductive pads CP6 plus about half of each of the two sixth conductive pads CP6 located next to a spacing. The width is a spacing of two adjacent sixth conductive pads CP6 plus a width of a sixth conductive pad CP6. In this way, the display panel 500 can present a vertical fan-in circuit design on the side 500a, so that the pads used to connect the circuit board are fan-in from the fifth conductive pad CP5 to the sixth conductive pad CP6, and then on the side The edge packaging process has a good process tolerance space to improve the accuracy of the circuit board and the display panel, thereby improving the problem of discontinuous display screens.
除此之外,設置於第一基板SB1之內表面的第一訊號線SGL1與第三訊號線SGL3(兩者具有不同的電訊號)分別電性連接至第二導電接墊CP2(其設置於第三側壁S3)和第六導電接墊CP6(其設置於第一側壁S1),故可分別於第三側壁S3和第一側壁S1進行不同訊號連接之側邊封裝製程,如此電路板的電路設計不需考慮到用來連接具有兩種不同電訊號且交替排列的第一訊號線SGL1與第三訊號線SGL3,且亦不會有壓著機構互相干涉的問題。 In addition, the first signal line SGL1 and the third signal line SGL3 (the two have different electrical signals) disposed on the inner surface of the first substrate SB1 are electrically connected to the second conductive pad CP2 (which is disposed on The third side wall S3) and the sixth conductive pad CP6 (which is disposed on the first side wall S1), so the side packaging processes with different signal connections can be performed on the third side wall S3 and the first side wall S1, respectively. The design does not need to consider the first signal line SGL1 and the third signal line SGL3 which are alternately arranged with two different electrical signals, and there is no problem that the pressing mechanism interferes with each other.
在一些實施例中,兩相鄰之第六導電接墊CP6的間距d6 可大於等於約20μm且小於等於約700μm(例如:20μm≦d6≦700μm),但不限於此。在一些實施例中,第六導電接墊CP6可為單層或多層結構,且其材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第六導電接墊CP6可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板500的側邊500a。 In some embodiments, a distance d6 between two adjacent sixth conductive pads CP6 It may be about 20 μm or more and about 700 μm or less (for example, 20 μm ≦ d6 ≦ 700 μm), but is not limited thereto. In some embodiments, the sixth conductive pad CP6 may have a single-layer or multi-layer structure, and its material may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. material. In some embodiments, the sixth conductive pad CP6 can be fabricated on the side 500 a of the display panel 500 by gravure transfer printing, pad printing, screen printing, coating yellow etching, or other suitable methods.
第三連接線CL3可分別連接相對應的第五導電接墊CP5的其中之一的一端以及相對應的第六導電接墊CP6的其中之一的一端。第三連接線CL3可為單層或多層結構,且其材料可包含金屬、包含金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料或其它合適的材料。在一些實施例中,第三連接線CL3可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板500的側邊500a。第三連接線CL3的寬度例如是大於等於約15μm且小於等於約70μm。在本實施例中,第三連接線CL3的寬度是以約20μm為例進行說明,但本發明不以此為限。另外,每一條第三連接線CL3的寬度可設計成不同的線寬,藉以補償導線間的電阻差異(例如每一條第三連接線CL3的長度不同所造成之電阻差異)。應注意的是,第三連接線CL3受限於材料種類與形成方式(例如:印刷),其線寬若過小則會導致製程的穩定性不佳。 The third connection line CL3 can respectively connect one end of one of the corresponding fifth conductive pads CP5 and one end of one of the corresponding sixth conductive pads CP6. The third connection line CL3 may have a single-layer or multi-layer structure, and its material may include a metal, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the third connection line CL3 may be fabricated on the side 500 a of the display panel 500 by gravure transfer printing, pad printing, screen printing, coating yellow etching, or other suitable methods. The width of the third connection line CL3 is, for example, approximately 15 μm or more and approximately 70 μm or less. In this embodiment, the width of the third connection line CL3 is described by taking about 20 μm as an example, but the present invention is not limited thereto. In addition, the width of each third connection line CL3 can be designed to be different, so as to compensate for the resistance difference between the wires (for example, the resistance difference caused by the different length of each third connection line CL3). It should be noted that the third connection line CL3 is limited by the type of material and the forming method (for example, printing). If the line width is too small, the stability of the process may be poor.
在一些實施例中,顯示面板500更包括至少一第三軟性 電路板FPC3。第三軟性電路板FPC3設置於第一基板SB1的第一側壁S1,且第三軟性電路板FPC3覆蓋第六導電接墊CP6至少一部份且電性連接至第三訊號線SGL3。如此一來,由於顯示面板500與第三軟性電路板FPC3是於側邊500a進行訊號連接,故可減少邊框的寬度,達到窄邊框或是無邊框之顯示面板的需求。第三軟性電路板FPC3可包括連接墊(未繪示)以及驅動電路(未繪示)。在一些實施例中,第三軟性電路板FPC3可以透過導電膠(例如:異方性導電膠(ACF)或其它合適的導電膠)來連接第三軟性電路板FPC3的連接墊與第六導電接墊CP6,使得第三軟性電路板FPC3與第三訊號線SGL3電性連接。 In some embodiments, the display panel 500 further includes at least one third soft Circuit board FPC3. The third flexible circuit board FPC3 is disposed on the first sidewall S1 of the first substrate SB1, and the third flexible circuit board FPC3 covers at least a portion of the sixth conductive pad CP6 and is electrically connected to the third signal line SGL3. In this way, since the display panel 500 and the third flexible circuit board FPC3 are signal-connected at the side 500a, the width of the frame can be reduced to meet the requirements of a display panel with a narrow or no frame. The third flexible circuit board FPC3 may include a connection pad (not shown) and a driving circuit (not shown). In some embodiments, the third flexible circuit board FPC3 may be connected to the sixth conductive connection of the third flexible circuit board FPC3 with a conductive adhesive (for example, anisotropic conductive adhesive (ACF) or other suitable conductive adhesive). Pad CP6 makes the third flexible circuit board FPC3 electrically connected to the third signal line SGL3.
在本實施例中,顯示面板500可至少包括兩個第三軟性電路板FPC3,其分別連接於相對應的第六導電接墊CP6。如此一來,可改善第三軟性電路板FPC3中的連接墊大小或其位置隨著第三軟性電路板FPC3的尺寸放大而導致精度不佳的問題。除此之外,由於兩相鄰之第五導電接墊CP5的間距d5大於兩相鄰之第六導電接墊CP6的間距d6(例如呈現垂直扇入結構),因此,相鄰的兩個第三軟性電路板FPC3之間不會發生相互碰撞或是壓著機構互相干涉的問題。 In this embodiment, the display panel 500 may include at least two third flexible circuit boards FPC3, which are respectively connected to corresponding sixth conductive pads CP6. In this way, the size or position of the connection pads in the third flexible circuit board FPC3 can be improved as the size of the third flexible circuit board FPC3 is enlarged, resulting in poor accuracy. In addition, since the distance d5 between two adjacent fifth conductive pads CP5 is greater than the distance d6 between two adjacent sixth conductive pads CP6 (for example, presenting a vertical fan-in structure), two adjacent second The three flexible circuit boards FPC3 will not collide with each other or interfere with each other.
圖6為依據本發明其他實施例的顯示面板的立體示意圖,其中顯示面板600大致相同於顯示面板200,其不同之處在於顯示面板600更包括了第四基板SB4,故相同或相似元件使用相同或相似標號,其餘構件之連接關係、材料及其製程已於前文中 進行詳盡地描述,故於下文中不再重複贅述。應注意的是,圖6中省略了背光模組BLU2,以清楚地表示顯示面板600於側邊600a之多條連接線、多個導電接墊以及多個軟性電路板之間的相對位置與連接關係。 FIG. 6 is a schematic perspective view of a display panel according to another embodiment of the present invention. The display panel 600 is substantially the same as the display panel 200. The difference is that the display panel 600 further includes a fourth substrate SB4, so the same or similar components are used the same. Or similar symbols, the connection relationship, materials and process of the remaining components have been described above It will be described in detail, so it will not be repeated hereafter. It should be noted that the backlight module BLU2 is omitted in FIG. 6 to clearly show the relative positions and connections between the multiple connection lines, multiple conductive pads, and multiple flexible circuit boards of the display panel 600 on the side 600a. relationship.
請參照圖6,顯示面板600更包括第四基板SB4,其可設置於第二基板SB2之上。在一些實施例中,第四基板SB4具有第四側壁S4,且第一側壁S1、第二側壁S2、第三側壁S3與第四側壁S4可位於顯示面板600之側邊600a,可視為第一側壁S1至第四側壁S4可與顯示面板600之側邊600a同側。在一些實施例中,較佳地,第一側壁S1至第四側壁S4與顯示面板600之側邊600a可為實質上共平面(例如:實質上齊邊)。於部份實施例中,雖然,第一側壁S1至第四側壁S4與顯示面板600之側邊600a,然而第一側壁S1至第四側壁S4其中至少一者可實質上不齊平於第一側壁S1至第四側壁S4其中至少另一者,其中,不齊平的程度以不影響後續組裝製程。另外,第二黏著層ADL2可設置於第二基板SB2與第四基板SB4之間。第二黏著層ADL2的材料可以是絕緣材料,例如壓克力樹脂、環氧樹脂、陶瓷玻璃膠等材料。在一些實施例中,第二黏著層ADL2的厚度例如是小於約100μm,以避免第二黏著層ADL2過厚而導致在側邊研磨製程時產生明顯的凹陷,造成後續形成導線(例如第二連接線CL2)時易產生斷裂的問題。 Referring to FIG. 6, the display panel 600 further includes a fourth substrate SB4, which can be disposed on the second substrate SB2. In some embodiments, the fourth substrate SB4 has a fourth side wall S4, and the first side wall S1, the second side wall S2, the third side wall S3, and the fourth side wall S4 may be located on the side 600a of the display panel 600, and may be regarded as the first The sidewalls S1 to S4 may be on the same side as the side 600a of the display panel 600. In some embodiments, preferably, the first to fourth side walls S1 to S4 and the side 600a of the display panel 600 may be substantially coplanar (for example, substantially flush). In some embodiments, although the first side wall S1 to the fourth side wall S4 and the side 600a of the display panel 600, at least one of the first side wall S1 to the fourth side wall S4 may be substantially uneven from the first side wall. At least one of the sidewall S1 to the fourth sidewall S4, wherein the degree of unevenness does not affect the subsequent assembly process. In addition, the second adhesive layer ADL2 may be disposed between the second substrate SB2 and the fourth substrate SB4. The material of the second adhesive layer ADL2 may be an insulating material, such as an acrylic resin, an epoxy resin, a ceramic glass glue, or the like. In some embodiments, the thickness of the second adhesive layer ADL2 is, for example, less than about 100 μm, so as to prevent the second adhesive layer ADL2 from being too thick and causing a significant depression during the side-grinding process, resulting in subsequent formation of a conductive line (such as a second connection). Line CL2) is prone to breakage.
在一些實施例中,第四基板SB4可作為保護基板(例如: 保護玻璃基板)或是觸控基板。在本實施例中,第四基板SB4是以觸控基板為例進行說明,顯示面板600可包括觸控陣列TA、多個第三導電接墊CP3、多個第四導電接墊CP4以及多條第二連接線CL2,但不限於此。 In some embodiments, the fourth substrate SB4 may serve as a protective substrate (for example: Protective glass substrate) or touch substrate. In this embodiment, the fourth substrate SB4 is described by taking a touch substrate as an example. The display panel 600 may include a touch array TA, a plurality of third conductive pads CP3, a plurality of fourth conductive pads CP4, and a plurality of The second connection line CL2 is not limited thereto.
觸控陣列TA設置於第四基板SB4的內表面與第二基板SB2的外表面之間,且觸控陣列TA延伸至第四側壁S4。在一些實施例中,觸控陣列TA可以是電容式觸控陣列、電阻式觸控陣列、或是其他適合之觸控陣列。 The touch array TA is disposed between an inner surface of the fourth substrate SB4 and an outer surface of the second substrate SB2, and the touch array TA extends to the fourth sidewall S4. In some embodiments, the touch array TA may be a capacitive touch array, a resistive touch array, or other suitable touch arrays.
第三導電接墊CP3可分別覆蓋至少部分的第四側壁S4,且第三導電接墊CP3與觸控陣列TA電性連接,其中兩相鄰之第三導電接墊CP3的間距為d3。在一些實施例中,兩相鄰之第三導電接墊CP3的間距d3可大於等於約50μm且小於等於約1000μm(例如:50μm≦d3≦1000μm),但不限於此,其中,間距(pitch)可為兩相鄰之第三導電接墊CP3之中心線間的距離包含兩相鄰之第三導電接墊CP3的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第三導電接墊CP3各約一半寬度或者是兩相鄰之第三導電接墊CP3的一個間隔(spacing)加上一個第三導電接墊CP3寬度。在一些實施例中,第三導電接墊CP3可部分位於兩相鄰的第一軟性電路板FPC1之間,且第三導電接墊CP3可覆蓋部分第二黏著層ADL2的側壁。第三導電接墊CP3的材料可以是導體材料,例如金屬、金屬氧化物、金屬氮化物、金屬氮氧化物或其組合。在一些實施例中,第三導電接墊CP3可以採用凹版 轉印、移印、網版印刷或鍍膜黃光蝕刻等方式製作於顯示面板600的側邊600a。 The third conductive pads CP3 may respectively cover at least a portion of the fourth sidewall S4, and the third conductive pads CP3 are electrically connected to the touch array TA. The distance between two adjacent third conductive pads CP3 is d3. In some embodiments, the distance d3 between two adjacent third conductive pads CP3 may be greater than or equal to about 50 μm and less than or equal to about 1000 μm (for example, 50 μm ≦ d3 ≦ 1000 μm), but is not limited thereto, wherein the pitch The distance between the center lines of two adjacent third conductive pads CP3 may include a spacing of two adjacent third conductive pads CP3 plus two third conductive pads located next to a spacing Each of the pads CP3 is about half the width or a spacing of two adjacent third conductive pads CP3 plus a third conductive pad CP3 width. In some embodiments, the third conductive pad CP3 may be partially located between two adjacent first flexible circuit boards FPC1, and the third conductive pad CP3 may cover a portion of the sidewall of the second adhesive layer ADL2. The material of the third conductive pad CP3 may be a conductive material, such as a metal, a metal oxide, a metal nitride, a metal oxynitride, or a combination thereof. In some embodiments, the third conductive pad CP3 may be intaglio A method such as transfer printing, pad printing, screen printing, or coating yellow etching is fabricated on the side 600a of the display panel 600.
第四導電接墊CP4可分別覆蓋至少部分的第二側壁S2,其中兩相鄰之第四導電接墊CP4的間距為d4,且d3>d4。在一些實施例中,兩相鄰之第四導電接墊CP4的間距d4可大於等於約30μm且小於等於約700μm(例如:30μm≦d4≦700μm),但不限於此,其中,間距(pitch)可為兩相鄰之第四導電接墊CP4之中心線間的距離包含兩相鄰之第四導電接墊CP4的一個間隔(spacing)加上位於一個間隔(spacing)旁的二個第四導電接墊CP4各約一半寬度或者是兩相鄰之第四導電接墊CP4的一個間隔(spacing)加上一個第四導電接墊CP4寬度。如此一來,顯示面板600於側邊600a可呈現垂直扇入的線路設計,使得用來連接電路板(例如第二軟性電路板FPC2)之連接墊從第三導電接墊CP3扇入至第四導電接墊CP4,故在進行側邊封裝製程時具有良好的製程容忍空間,藉此提升電路板接著於顯示面板的精準度。舉例來說,用來連接第四導電接墊CP4連接的電路板不易與相鄰的電路板(例如同樣設置於第二側壁S2的電路板)或是設置在第三側壁S3之第一軟性電路板FPC1產生相互碰撞或是壓著機構互相干涉的問題。在一些實施例中,第四導電接墊CP4可部分位於兩相鄰的第一軟性電路板FPC1之間,並且其設置於第三導電接墊CP3之下。第四導電接墊CP4可為單層或多層結構,且其材料包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電 材料、或其它合適的材料。在一些實施例中,第四導電接墊CP4可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板600的側邊600a。 The fourth conductive pads CP4 may respectively cover at least a portion of the second sidewall S2, and a distance between two adjacent fourth conductive pads CP4 is d4, and d3> d4. In some embodiments, the distance d4 between two adjacent fourth conductive pads CP4 may be greater than or equal to about 30 μm and less than or equal to about 700 μm (for example: 30 μm ≦ d4 ≦ 700 μm), but is not limited thereto, wherein the pitch The distance between the center lines of two adjacent fourth conductive pads CP4 may include a spacing of two adjacent fourth conductive pads CP4 plus two fourth conductive pads located next to a spacing The pads CP4 are each about half the width or a spacing of two adjacent fourth conductive pads CP4 plus a width of the fourth conductive pad CP4. In this way, the display panel 600 can present a vertical fan-in circuit design on the side 600a, so that the connection pads used to connect the circuit board (such as the second flexible circuit board FPC2) are fan-in from the third conductive pad CP3 to the fourth The conductive pad CP4 has a good process tolerance space when performing the side packaging process, thereby improving the accuracy of the circuit board and the display panel. For example, the circuit board used to connect the fourth conductive pad CP4 is not easy to be connected to an adjacent circuit board (such as a circuit board also disposed on the second sidewall S2) or a first flexible circuit disposed on the third sidewall S3. The plate FPC1 causes a problem of collision with each other or interference between the pressing mechanisms. In some embodiments, the fourth conductive pad CP4 may be partially located between two adjacent first flexible circuit boards FPC1, and it is disposed below the third conductive pad CP3. The fourth conductive pad CP4 may have a single-layer or multi-layer structure, and its material includes metal, alloy, metal oxide, metal nitride, metal oxynitride, and transparent conductive material. Materials, or other suitable materials. In some embodiments, the fourth conductive pad CP4 may be fabricated on the side 600a of the display panel 600 by gravure transfer printing, pad printing, screen printing, coating yellow etching, or other suitable methods.
第二連接線CL2分別連接相對應的第三導電接墊CP3的其中之一的一端以及相對應的第四導電接墊CP4的其中之一的一端。第二連接線CL2可為單層或多層結構,且其材料可包含金屬、合金、金屬氧化物、金屬氮化物、金屬氮氧化物、透明導電材料、或其它合適的材料。在一些實施例中,第二連接線CL2可以採用凹版轉印、移印、網版印刷、鍍膜黃光蝕刻、或其它合適的方式製作於顯示面板600的側邊600a。第二連接線CL2的寬度例如是大於等於約15μm且小於等於約70μm,但不限於此。在本實施例中,第二連接線CL2的寬度是以約20μm為例進行說明,但本發明不以此為限。另外,每一條第二連接線CL2的寬度可設計成不同的線寬,藉以補償導線間的電阻差異(例如每一條第二連接線CL2的長度不同所造成之電阻差異)。應注意的是,第二連接線CL2受限於材料種類與形成方式(例如:印刷),其線寬若過小則會導致產升製程穩定性不佳的問題。 The second connection line CL2 is respectively connected to one end of one of the corresponding third conductive pads CP3 and one end of one of the corresponding fourth conductive pads CP4. The second connection line CL2 may have a single-layer or multi-layer structure, and its material may include a metal, an alloy, a metal oxide, a metal nitride, a metal oxynitride, a transparent conductive material, or other suitable materials. In some embodiments, the second connection line CL2 can be fabricated on the side 600a of the display panel 600 by gravure transfer printing, pad printing, screen printing, coating yellow etching, or other suitable methods. The width of the second connection line CL2 is, for example, about 15 μm or more and about 70 μm or less, but is not limited thereto. In this embodiment, the width of the second connection line CL2 is described by taking about 20 μm as an example, but the present invention is not limited thereto. In addition, the width of each second connection line CL2 can be designed to be different, so as to compensate for the resistance difference between the wires (for example, the resistance difference caused by the different length of each second connection line CL2). It should be noted that the second connection line CL2 is limited by the type of material and the forming method (for example, printing), and if the line width is too small, it may cause the problem of poor stability in the production process.
在一些實施例中,顯示面板600更可包括至少一第二軟性電路板FPC2。第二軟性電路板FPC2可設置於第二基板SB2的第二側壁S2,其中至少一第二軟性電路板FPC2可覆蓋第四導電接墊CP4至少一部份且電性連接至觸控陣列TA。如此一來,由於觸控陣列TA與第二軟性電路板FPC2是於顯示面板600的側邊 600a進行訊號連接,因此除了可達到窄邊框或是無邊框之顯示面板的需求,在顯示面板的邊框處也可實現良好的觸控表現。第二軟性電路板FPC2可包括連接墊(未繪示)以及驅動電路(未繪示)。在一些實施例中,第二軟性電路板FPC2可以透過導電膠(例如:異方性導電膠(ACF)或其它合適的導電膠)來連接第二軟性電路板FPC2的連接墊與第四導電接墊CP4,使得第二軟性電路板FPC2與觸控陣列TA電性連接。 In some embodiments, the display panel 600 may further include at least one second flexible circuit board FPC2. The second flexible circuit board FPC2 may be disposed on the second sidewall S2 of the second substrate SB2. At least one second flexible circuit board FPC2 may cover at least a part of the fourth conductive pad CP4 and is electrically connected to the touch array TA. In this way, since the touch array TA and the second flexible circuit board FPC2 are on the side of the display panel 600 600a performs signal connection, so in addition to meeting the requirements of narrow-frame or frameless display panels, good touch performance can also be achieved at the frame of the display panel. The second flexible circuit board FPC2 may include a connection pad (not shown) and a driving circuit (not shown). In some embodiments, the second flexible circuit board FPC2 may be connected to the fourth conductive connection pad of the second flexible circuit board FPC2 through a conductive adhesive (for example, anisotropic conductive adhesive (ACF) or other suitable conductive adhesive). The pad CP4 enables the second flexible circuit board FPC2 to be electrically connected to the touch array TA.
本發明前述實施例,除了適用於未進行再調尺寸製程之顯示面板,也可適用於製造完成顯示面板再進行再調尺寸製程。若需要對製造完成的顯示面板進行再調尺寸製程時,則可接著對製造完成的顯示面板之基板(例如:第一基板SB1與第二基板SB2)進行裁切或裁切與研磨,而基板(例如:第一基板SB1與第二基板SB2)之裁切或研磨面就如前述實施例之基板(例如:第一基板SB1與第二基板SB2)的側壁(例如:第一側壁S1與第二側壁S2),而後續相關的元件描述與連接關係可參閱前述實施例。再者,若製造完成的顯示面板於再調尺寸時,係為部份移除(例如:顯示面板的一側、二側、或三側),則於顯示面板的移除處會再形成密封膠可較為避免顯示介質層LC(例如:液晶)於再調尺寸過程中減少(例如:流失)而影響顯示面板的顯示品質。其中,顯示面板的未被移除處就仍存在原來的密封膠。對製造完成的顯示面板之基板(例如:第一基板SB1與第二基板SB2)進行裁切或裁切與研磨,可依需要保留的位置來確定顯示面板進行再調整尺 寸時可移除的部份(例如:右部份、左部份、下部份、上部份、一部份之中間部份、或其它合適的部份、或前述至少二者之組合)。 The foregoing embodiments of the present invention are applicable not only to display panels that have not undergone a resizing process, but also to display panels that have undergone a resizing process. If it is necessary to perform the resizing process on the finished display panel, then the substrates (eg, the first substrate SB1 and the second substrate SB2) of the manufactured display panel may be cut or cut and polished, and the substrate (For example, the first substrate SB1 and the second substrate SB2) are cut or polished as the sidewalls of the substrate (for example, the first substrate SB1 and the second substrate SB2) in the previous embodiment (for example, the first sidewall S1 and the second substrate SB2). The two side walls S2), and the subsequent related component descriptions and connection relationships can refer to the foregoing embodiments. Furthermore, if the manufactured display panel is partially removed during resizing (for example, one side, two sides, or three sides of the display panel), a seal will be formed at the removed position of the display panel. The glue can avoid the display medium layer LC (for example, liquid crystal) from being reduced (for example, lost) during the resizing process and affect the display quality of the display panel. Wherein, the original sealant still exists in the place where the display panel is not removed. Cutting or cutting and grinding the substrates of the finished display panel (for example, the first substrate SB1 and the second substrate SB2), and the display panel can be adjusted according to the position required to be adjusted. The part that can be removed at the time of the inch (for example: right part, left part, lower part, upper part, middle part of a part, or other suitable part, or a combination of at least two of the foregoing) .
綜上所述,在上述實施例的顯示面板中,由於兩相鄰之導電接墊(例如:第一導電接墊)的間距大於兩相鄰之另一導電接墊(例如:第二導電接墊)的間距(例如:d1>d2),使得用來連接電路板之接墊可從覆蓋於部分第一側壁的導電接墊(例如:第一導電接墊)扇入至覆蓋於部分第三側壁的另一導電接墊(例如:第二導電接墊),而可例如於顯示面板於側邊呈現垂直扇入的線路設計),如此在進行側邊封裝製程時可具有良好的製程容忍空間,以提升電路板接著於顯示面板的精準度,藉此改善顯示畫面不連續的問題。 In summary, in the display panel of the above embodiment, since the distance between two adjacent conductive pads (for example, the first conductive pad) is larger than the distance between two adjacent another conductive pads (for example, the second conductive pad) Pads) (for example: d1> d2), so that the pads used to connect the circuit board can be fan-in from the conductive pads (such as the first conductive pads) covering part of the first side wall to the third section Another conductive pad (such as a second conductive pad) on the side wall, for example, a vertical fan-in circuit design can be presented on the side of the display panel), so that it can have a good process tolerance when performing the side packaging process. In order to improve the accuracy of the circuit board and the display panel, the problem of discontinuous display is improved.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。 Although the present invention has been disclosed as above with the examples, it is not intended to limit the present invention. Any person with ordinary knowledge in the technical field can make some modifications and retouching without departing from the spirit and scope of the present invention. The protection scope of the present invention shall be determined by the scope of the attached patent application.
Claims (13)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW107105104A TWI649795B (en) | 2018-02-13 | 2018-02-13 | Display panel |
| CN201810415215.8A CN108648625B (en) | 2018-02-13 | 2018-05-03 | display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW107105104A TWI649795B (en) | 2018-02-13 | 2018-02-13 | Display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI649795B true TWI649795B (en) | 2019-02-01 |
| TW201935533A TW201935533A (en) | 2019-09-01 |
Family
ID=63748764
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW107105104A TWI649795B (en) | 2018-02-13 | 2018-02-13 | Display panel |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN108648625B (en) |
| TW (1) | TWI649795B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI758203B (en) * | 2020-08-14 | 2022-03-11 | 友達光電股份有限公司 | Display device and manufacturing method thereof |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109215521B (en) * | 2018-10-23 | 2022-03-25 | 维沃移动通信有限公司 | Display module, electronic equipment and manufacturing method of display module |
| CN110264868A (en) * | 2019-06-05 | 2019-09-20 | 惠州市华星光电技术有限公司 | Display module and display equipment |
| US11119266B2 (en) | 2019-06-05 | 2021-09-14 | Huizhou China Star Optoelectronics Technology Co., Ltd. | Display module and display device |
| CN110930867A (en) * | 2019-11-26 | 2020-03-27 | 深圳市华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof |
| CN113568224B (en) * | 2020-08-14 | 2022-10-21 | 友达光电股份有限公司 | Display device |
| CN113257127B (en) * | 2020-08-14 | 2023-03-14 | 友达光电股份有限公司 | Display device |
| CN112406279B (en) * | 2020-11-03 | 2022-11-01 | Tcl华星光电技术有限公司 | Pad printing jig and pad printing method for display panel |
| CN116204074B (en) * | 2021-11-30 | 2025-10-14 | 宸鸿科技(厦门)有限公司 | Border touch module and device |
| TWI841492B (en) * | 2023-09-27 | 2024-05-01 | 友達光電股份有限公司 | Electronic system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20120049708A (en) * | 2010-11-09 | 2012-05-17 | 엘지디스플레이 주식회사 | Method for fabricating liquid crystal panel |
| US20120257151A1 (en) * | 2011-04-07 | 2012-10-11 | Mitsubishi Electric Corporation | Liquid crystal display apparatus |
| US20140104528A1 (en) * | 2012-10-17 | 2014-04-17 | Samsung Display Co., Ltd. | Display panel and method of manufacturing the same |
| WO2014174891A1 (en) * | 2013-04-25 | 2014-10-30 | シャープ株式会社 | Display device |
| US20140339574A1 (en) * | 2013-05-20 | 2014-11-20 | Wanjune KANG | Display panel and display device |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3480697B2 (en) * | 1999-05-10 | 2003-12-22 | ナノックス株式会社 | Method of manufacturing COG type liquid crystal display device |
| KR100687535B1 (en) * | 2000-05-10 | 2007-02-27 | 삼성전자주식회사 | Driving device of liquid crystal display |
| CN101266527A (en) * | 2007-03-13 | 2008-09-17 | 介面光电股份有限公司 | Trackpad with multiple inputs |
| JP5060845B2 (en) * | 2007-06-27 | 2012-10-31 | 株式会社ジャパンディスプレイイースト | Screen input type image display device |
| JP5224845B2 (en) * | 2008-02-18 | 2013-07-03 | 新光電気工業株式会社 | Semiconductor device manufacturing method and semiconductor device |
| CN101673004B (en) * | 2009-10-15 | 2013-04-17 | 友达光电股份有限公司 | Touch-control display panel and display device |
| CN201662790U (en) * | 2010-01-13 | 2010-12-01 | 敏理投资股份有限公司 | touch panel |
| CN102243383A (en) * | 2010-05-10 | 2011-11-16 | 瀚宇彩晶股份有限公司 | Fan-out signal line structure and display panel |
| CN102375577A (en) * | 2010-08-09 | 2012-03-14 | 东莞万士达液晶显示器有限公司 | Touch display panel and manufacturing method thereof |
| TWI456313B (en) * | 2012-03-16 | 2014-10-11 | Au Optronics Corp | Display device |
| CN102944948A (en) * | 2012-11-16 | 2013-02-27 | 友达光电股份有限公司 | Touch display device |
| KR102403671B1 (en) * | 2015-09-18 | 2022-05-27 | 엘지디스플레이 주식회사 | Display Device |
| TWI594163B (en) * | 2016-06-24 | 2017-08-01 | 友達光電股份有限公司 | Panel |
-
2018
- 2018-02-13 TW TW107105104A patent/TWI649795B/en active
- 2018-05-03 CN CN201810415215.8A patent/CN108648625B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20120049708A (en) * | 2010-11-09 | 2012-05-17 | 엘지디스플레이 주식회사 | Method for fabricating liquid crystal panel |
| US20120257151A1 (en) * | 2011-04-07 | 2012-10-11 | Mitsubishi Electric Corporation | Liquid crystal display apparatus |
| US20140104528A1 (en) * | 2012-10-17 | 2014-04-17 | Samsung Display Co., Ltd. | Display panel and method of manufacturing the same |
| WO2014174891A1 (en) * | 2013-04-25 | 2014-10-30 | シャープ株式会社 | Display device |
| US20140339574A1 (en) * | 2013-05-20 | 2014-11-20 | Wanjune KANG | Display panel and display device |
| US20150179670A1 (en) * | 2013-05-20 | 2015-06-25 | Lg Electronics Inc. | Display panel and display device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI758203B (en) * | 2020-08-14 | 2022-03-11 | 友達光電股份有限公司 | Display device and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201935533A (en) | 2019-09-01 |
| CN108648625B (en) | 2021-04-27 |
| CN108648625A (en) | 2018-10-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI649795B (en) | Display panel | |
| CN108614372B (en) | Liquid crystal display device | |
| JP6572388B2 (en) | IPS type TFT-LCD array substrate manufacturing method and IPS type TFT-LCD array substrate | |
| CN102645772A (en) | touch display panel | |
| CN105183220B (en) | Touch display device and driving method thereof | |
| CN101750780A (en) | Liquid crystal panel and liquid crystal display device | |
| US10101622B2 (en) | Fanout wiring structure and liquid crystal display (LCD) panel using the same | |
| CN107065332A (en) | A kind of Fanout line structure, display panel and its manufacture method | |
| CN108287441A (en) | Pixel array substrate and display panel | |
| CN104267547B (en) | A kind of array base palte and display device | |
| CN104330906A (en) | Display device | |
| CN109270734B (en) | pixel structure | |
| US20160252780A1 (en) | Liquid crystal display panel and manufacturing method thereof | |
| CN105068302A (en) | Liquid crystal display panel | |
| US10925155B2 (en) | Printed circuit board and display device including the same | |
| CN116819839A (en) | electronic device | |
| CN111552131A (en) | display device | |
| CN108594545A (en) | Electronic device | |
| CN105759476B (en) | Liquid crystal panel and its thin film transistor array substrate | |
| KR102705701B1 (en) | Display apparatus | |
| JP5554202B2 (en) | Liquid crystal display | |
| WO2020039709A1 (en) | Display device and integrated circuit module | |
| TWI439778B (en) | Pixel array substrate and display panel | |
| CN110716356B (en) | Display device with common electrode layer gap pattern design | |
| CN104538409B (en) | array substrate |