[go: up one dir, main page]

TWI505247B - Alignment system and method for a display serial interface - Google Patents

Alignment system and method for a display serial interface Download PDF

Info

Publication number
TWI505247B
TWI505247B TW102132670A TW102132670A TWI505247B TW I505247 B TWI505247 B TW I505247B TW 102132670 A TW102132670 A TW 102132670A TW 102132670 A TW102132670 A TW 102132670A TW I505247 B TWI505247 B TW I505247B
Authority
TW
Taiwan
Prior art keywords
display
low power
power mode
serial interface
data signal
Prior art date
Application number
TW102132670A
Other languages
Chinese (zh)
Other versions
TW201510971A (en
Inventor
Qing-Fang Bian
Kuei Hsing Wei
Chien Ho Chen
Original Assignee
Himax Tech Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Himax Tech Ltd filed Critical Himax Tech Ltd
Priority to TW102132670A priority Critical patent/TWI505247B/en
Publication of TW201510971A publication Critical patent/TW201510971A/en
Application granted granted Critical
Publication of TWI505247B publication Critical patent/TWI505247B/en

Links

Landscapes

  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Description

顯示器串列介面的校準系統及方法Calibration system and method for display serial interface

本發明係有關一種顯示器串列介面(DSI),特別是關於一種顯示器串列介面的校準系統及方法。The present invention relates to a display serial interface (DSI), and more particularly to a calibration system and method for a display serial interface.

顯示器串列介面(DSI)是行動產業處理器介面(MIPI)聯盟所制訂的規格,用以降低行動裝置的顯示器(例如液晶顯示器)系統的成本。DSI規格主要定義主機(例如,影像源)與顯示模組(例如影像終端)之間的串列匯流排及通訊協定。The Display Serial Interface (DSI) is a specification developed by the Mobile Industry Processor Interface (MIPI) Alliance to reduce the cost of a display (eg, liquid crystal display) system for mobile devices. The DSI specification primarily defines a serial bus and communication protocol between a host (eg, an image source) and a display module (eg, an image terminal).

DSI規格採用一種轉向(turnaround)機制,用以讓主機與顯示模組之間的傳送方向可以動態地變換,以達到降低行動裝置之顯示器系統成本的目的。The DSI specification uses a turnaround mechanism to dynamically change the direction of transmission between the host and the display module to reduce the cost of the display system of the mobile device.

然而,主機與顯示模組的某些週期參數通常具有相當的差異,造成主機與顯示模組於進行握手協定(handshaking)時無法正常工作,因而使得通訊錯誤而無法正確讀取資料。However, some of the periodic parameters of the host and the display module are usually quite different, causing the host and the display module to fail to work normally during the handshaking, thereby making communication errors and failing to read the data correctly.

因此亟需提出一種新穎機制,使得顯示模組得以同步於主機,以利主機與顯示模組之間準確的通訊。Therefore, it is urgent to propose a novel mechanism for the display module to be synchronized with the host to facilitate accurate communication between the host and the display module.

鑑於上述,本發明實施例提出一種顯示器串列介面(DSI)的校準系統及方法,用以讓顯示模組之低功率模式週期TLPX的長度得以同步於主機之低功率模式週期TLPX的長度,以利握手協定(handshaking)工作可以正常工作,以達成傳送方向的轉向(turnaround)。In view of the above, the embodiment of the present invention provides a display serial interface (DSI) calibration system and method for synchronizing the length of the low power mode period TLPX of the display module to the length of the low power mode period TLPX of the host. The handshaking work can work normally to achieve a turnaround of the direction of the transfer.

根據本發明實施例,顯示器串列介面的校準系統包含顯示模組、串列匯流排及主機。顯示模組包含一驅動電路,且主機藉由串列匯流排與顯示模組傳送命令及資料。其中,驅動電路偵測以得到主機之低功率模式週期的長度,使得顯示模組之低功率模式週期的長度得以同步於主機之低功率模式週期的長度。According to an embodiment of the invention, a calibration system for a display serial interface includes a display module, a serial bus, and a host. The display module includes a driving circuit, and the host transmits commands and data through the serial bus and the display module. The driving circuit detects the length of the low power mode period of the host, so that the length of the low power mode period of the display module is synchronized with the length of the low power mode period of the host.

100‧‧‧校準系統100‧‧‧ calibration system

11‧‧‧主機11‧‧‧Host

12‧‧‧顯示模組12‧‧‧Display module

121‧‧‧驅動電路121‧‧‧Drive circuit

1211‧‧‧訊號判斷電路1211‧‧‧Signal Judgment Circuit

1212‧‧‧計數器1212‧‧‧ counter

1213‧‧‧暫存器1213‧‧‧ register

122‧‧‧顯示器122‧‧‧ display

13‧‧‧串列匯流排13‧‧‧Sliced bus

21~26‧‧‧校準方法的步驟21~26‧‧‧Steps for calibration method

TLPX‧‧‧低功率模式週期TLPX‧‧‧Low Power Mode Cycle

Data0‧‧‧差動資料訊號對Data0‧‧‧Differential data signal pair

Data0_P‧‧‧第一資料訊號Data0_P‧‧‧First data signal

Data0_N‧‧‧第二資料訊號Data0_N‧‧‧Second data signal

Count‧‧‧計數值Count‧‧‧count value

第一圖顯示本發明實施例之顯示器串列介面(DSI)的校準系統的方塊圖。The first figure shows a block diagram of a display serial interface (DSI) calibration system in accordance with an embodiment of the present invention.

第二圖顯示本發明實施例之顯示器串列介面(DSI)的校準方法流程圖。The second figure shows a flow chart of a calibration method of the display serial interface (DSI) of the embodiment of the present invention.

第三圖例示本實施例之相關訊號的時序圖。The third figure illustrates a timing chart of the related signals of this embodiment.

第一圖顯示本發明實施例之顯示器串列介面(DSI)的校準系統100的方塊圖。本實施例雖以行動產業處理器介面(MIPI)聯盟所制訂的顯示器串列介面(DSI)作為例示,但是本發明也可適用於其他類似的顯示器串列介面。在本實施例中,主機(host)11與顯示(client)模組12之間藉由串列匯流排13 以傳送命令及資料。其中,主機11係作為影像源,而顯示模組12(例如液晶顯示模組)則作為影像終端。The first figure shows a block diagram of a display serial interface (DSI) calibration system 100 in accordance with an embodiment of the present invention. Although the present embodiment is exemplified by a Display Serial Interface (DSI) developed by the Mobile Industry Processor Interface (MIPI) Alliance, the present invention is also applicable to other similar display serial interfaces. In this embodiment, the host 11 and the client module 12 are connected by the serial bus 13 To send orders and information. The host 11 is used as an image source, and the display module 12 (for example, a liquid crystal display module) is used as an image terminal.

串列匯流排13主要包含時脈通道(lane)及至少一資料通道。每一資料通道包含二導線,採用差動訊號傳遞(differential signaling)方式。當使用多個資料通道時,可同時進行多筆資料的傳送,因而提高傳送速度。根據DSI通訊協定,除了至少一通道(例如通道0)具有轉向(turnaround)模式,允許變換傳送方向,其餘通道的傳送方向皆是從主機11傳送至顯示模組12。DSI規格定義有低功率(LP)模式與高速(HS)模式。於低功率模式,主要進行命令傳送及系統組態(configuration);於高速模式,主要進行資料的傳送。The serial bus 13 mainly includes a clock channel and at least one data channel. Each data channel consists of two wires, using differential signaling. When multiple data channels are used, multiple data transfers can be performed simultaneously, thereby increasing the transfer speed. According to the DSI communication protocol, in addition to at least one channel (e.g., channel 0) having a turnaround mode, the transfer direction is allowed to be changed, and the transfer directions of the remaining channels are all transmitted from the host 11 to the display module 12. The DSI specification defines low power (LP) mode and high speed (HS) mode. In the low power mode, the command transmission and system configuration are mainly performed; in the high speed mode, the data is mainly transmitted.

本實施例的顯示模組12主要包含驅動電路121(例如驅動積體電路)及顯示器122(例如液晶顯示器)。其中,驅動電路121藉由串列匯流排13電性耦接於主機11;驅動電路121則用以驅動顯示器122,用以將影像顯示於顯示器122。根據本實施例的特徵之一,驅動電路121可偵測以得到主機11之低功率模式週期TLPX的長度,使得顯示模組12之低功率模式週期TLPX的長度得以同步於主機11之低功率模式週期TLPX的長度。The display module 12 of the present embodiment mainly includes a driving circuit 121 (for example, a driving integrated circuit) and a display 122 (for example, a liquid crystal display). The driving circuit 121 is electrically coupled to the host 11 through the serial bus bar 13; the driving circuit 121 is configured to drive the display 122 for displaying the image on the display 122. According to one of the features of the embodiment, the driving circuit 121 can detect the length of the low power mode period TLPX of the host 11 so that the length of the low power mode period TLPX of the display module 12 is synchronized with the low power mode of the host 11. The length of the period TLPX.

在本實施例中,驅動電路121包含訊號判斷電路1211,其可偵測主機11之低功率模式週期TLPX的起始與結束。驅動電路121還包含計數器1212,其根據判斷電路1211所偵測之低功率模式週期TLPX的起始與結束,計數以得到主機11之低功率模式週期TLPX的長度。驅動電路121還包含暫存器1213,例如內部暫存器,用以儲存計數器1212所得到之低功率模式週期TLPX的長度,用以作為顯示模組12之低功率模式週期TIPX的長度。藉此,顯示模組12 之低功率模式週期TLPX的長度得以同步於主機11之低功率模式週期TLPX的長度,因此,當主機11與顯示模組12進行傳送方向的轉向(turnaround)時,即可正常進行握手協定(handshaking)工作,以確保整個校準系統100能夠正確通訊以讀取資料。In this embodiment, the driving circuit 121 includes a signal determining circuit 1211 that can detect the start and end of the low power mode period TLPX of the host 11. The driving circuit 121 further includes a counter 1212 that counts according to the start and end of the low power mode period TLPX detected by the determining circuit 1211 to obtain the length of the low power mode period TLPX of the host 11. The driver circuit 121 further includes a register 1213, such as an internal register, for storing the length of the low power mode period TLPX obtained by the counter 1212 as the length of the low power mode period TIPX of the display module 12. Thereby, the display module 12 The length of the low power mode period TLPX is synchronized with the length of the low power mode period TLPX of the host 11, so that when the host 11 and the display module 12 perform a turnaround in the transmission direction, the handshake agreement can be performed normally. Work to ensure that the entire calibration system 100 is able to communicate correctly to read the data.

第二圖顯示本發明實施例之顯示器串列介面(DSI)的校準方法流程圖,第三圖例示相關訊號的時序圖。於步驟21,驅動電路121收到讀取請求時,即判斷主機11輸出的差動資料訊號對Data0,如第三圖所示的第一資料訊號Data0_P與第二資料訊號Data0_N。當第一資料訊號Data0_P與第二資料訊號Data0_N皆為高位準(“1”)(或第一位準)時(步驟22),將計數值(Count)歸零(步驟23)。接下來,於步驟24,當第二資料訊號Data0_N由高位準變為低位準(“0”)(或第二位準)且第一資料訊號Data0_P未改變位準,如第三圖所示的時間t1,則累加計數值Count(步驟25)。計數值Count會持續累加,直到第一資料訊號Data0_P與第二資料訊號Data0_N皆變為低位準(步驟26),如第三圖所示的時間t2。藉此,可得到主機11之低功率模式週期TLPX的長度,用以作為顯示模組12之低功率模式週期TLPX的長度,使得兩者得以同步。一般來說,真正的低功率模式週期TLPX的長度可由計數值Count乘以時脈週期而得到。The second figure shows a flow chart of a calibration method of a display serial interface (DSI) according to an embodiment of the present invention, and the third figure illustrates a timing chart of related signals. In step 21, when the drive circuit 121 receives the read request, it determines the differential data signal pair Data0 output by the host 11, such as the first data signal Data0_P and the second data signal Data0_N shown in the third figure. When the first data signal Data0_P and the second data signal Data0_N are both high ("1") (or first level) (step 22), the count value (Count) is reset to zero (step 23). Next, in step 24, when the second data signal Data0_N changes from a high level to a low level ("0") (or a second level) and the first data signal Data0_P does not change the level, as shown in the third figure. At time t1, the count value Count is accumulated (step 25). The count value Count will continue to accumulate until the first data signal Data0_P and the second data signal Data0_N become low level (step 26), as shown in the third figure at time t2. Thereby, the length of the low power mode period TLPX of the host 11 can be obtained as the length of the low power mode period TLPX of the display module 12, so that the two can be synchronized. In general, the length of the true low power mode period TLPX can be obtained by multiplying the count value Count by the clock period.

於第三圖中,虛線所示係未使用本實施例之校準方法的顯示模組12之低功率模式週期TLPX的長度。經使用本實施例之校準方法後,顯示模組12之低功率模式週期TLPX的長度可大約等於主機11之低功率模式週期TLPX的長度,因此,當主機11與顯示模組12進行傳送方向的轉向(turnaround)時,即可 正常進行握手協定(handshaking)工作,以確保整個系統100能夠正確通訊以讀取資料。In the third figure, the dashed line indicates the length of the low power mode period TLPX of the display module 12 that does not use the calibration method of the present embodiment. After the calibration method of the embodiment is used, the length of the low power mode period TLPX of the display module 12 can be approximately equal to the length of the low power mode period TLPX of the host 11, and therefore, when the host 11 and the display module 12 are in the transmission direction When turning around, you can The handshaking work is normally performed to ensure that the entire system 100 can communicate correctly to read the data.

以上所述僅為本發明之較佳實施例而已,並非用以限定本發明之申請專利範圍;凡其它未脫離發明所揭示之精神下所完成之等效改變或修飾,均應包含在下述之申請專利範圍內。The above description is only the preferred embodiment of the present invention, and is not intended to limit the scope of the present invention; all other equivalent changes or modifications which are not departing from the spirit of the invention should be included in the following Within the scope of the patent application.

100‧‧‧校準系統100‧‧‧ calibration system

11‧‧‧主機11‧‧‧Host

12‧‧‧顯示模組12‧‧‧Display module

121‧‧‧驅動電路121‧‧‧Drive circuit

1211‧‧‧訊號判斷電路1211‧‧‧Signal Judgment Circuit

1212‧‧‧計數器1212‧‧‧ counter

1213‧‧‧暫存器1213‧‧‧ register

122‧‧‧顯示器122‧‧‧ display

13‧‧‧串列匯流排13‧‧‧Sliced bus

Data0‧‧‧差動資料訊號對Data0‧‧‧Differential data signal pair

Claims (16)

一種顯示器串列介面的校準系統,包含:        一顯示模組,包含一驅動電路;        一串列匯流排;及        一主機,藉由該串列匯流排與該顯示模組傳送命令及資料;        其中該驅動電路偵測以得到該主機之低功率模式週期的長度,使得該顯示模組之低功率模式週期的長度得以同步於該主機之低功率模式週期的長度。A calibration system for a serial interface of a display, comprising: a display module comprising a driving circuit; a serial bus; and a host, wherein the serial bus and the display module transmit commands and data; The driving circuit detects the length of the low power mode period of the host, so that the length of the low power mode period of the display module is synchronized with the length of the low power mode period of the host. 根據申請專利範圍第1項所述顯示器串列介面的校準系統,其中該顯示器串列介面係由行動產業處理器介面(MIPI)聯盟所制訂。A calibration system for a display serial interface according to claim 1, wherein the display serial interface is defined by a Mobile Industry Processor Interface (MIPI) Alliance. 根據申請專利範圍第1項所述顯示器串列介面的校準系統,其中該串列匯流排包含至少一資料通道具有轉向(turnaround)模式,允許變換傳送方向。The calibration system of the display serial interface of claim 1, wherein the serial bus includes at least one data channel having a turnaround mode that allows the transfer direction to be changed. 根據申請專利範圍第1項所述顯示器串列介面的校準系統,其中該顯示模組更包含一顯示器,受該驅動電路之驅動,用以將影像顯示於該顯示器。The calibration system of the display serial interface according to claim 1, wherein the display module further comprises a display driven by the driving circuit for displaying an image on the display. 根據申請專利範圍第1項所述顯示器串列介面的校準系統,其中該驅動電路包含:        一訊號判斷電路,其偵測該主機之低功率模式週期的起始與結束;及        一計數器,其根據該判斷電路所偵測之低功率模式週期的起始與結束,計數以得到該主機之低功率模式週期的長度。The calibration system of the display serial interface according to claim 1, wherein the driving circuit comprises: a signal determining circuit that detects a start and an end of a low power mode period of the host; and a counter according to the counter The start and end of the low power mode period detected by the determining circuit are counted to obtain the length of the low power mode period of the host. 根據申請專利範圍第5項所述顯示器串列介面的校準系統,其中該驅動電路更包含一暫存器,用以儲存該計數器所得到之低功率模式週期的長度,用以作為該顯示模組之低功率模式週期的長度。The calibration system of the display serial interface according to claim 5, wherein the driving circuit further comprises a temporary register for storing the length of the low power mode period obtained by the counter, as the display module The length of the low power mode period. 根據申請專利範圍第1項所述顯示器串列介面的校準系統,其中該驅動電路執行以下步驟:        於收到讀取請求時,即判斷該主機輸出的差動資料訊號對,其包含第一資料訊號與第二資料訊號;        當該第一資料訊號與該第二資料訊號皆為第一位準時,將計數值歸零;        當該第二資料訊號由第一位準變為第二位準且該第一資料訊號未改變位準,則累加計數值;及        持續累加計數值,直到該第一資料訊號與該第二資料訊號皆變為第二位準。The calibration system of the display serial interface according to claim 1, wherein the driving circuit performs the following steps: when receiving the read request, determining a differential data signal pair output by the host, which includes the first data a signal and a second data signal; when the first data signal and the second data signal are both at the first level, the count value is reset to zero; when the second data signal is changed from the first level to the second level If the first data signal does not change the level, the count value is accumulated; and the count value is continuously accumulated until the first data signal and the second data signal become the second level. 根據申請專利範圍第7項所述顯示器串列介面的校準系統,其中該驅動電路更執行以下步驟: 將計數值乘以時脈週期,以得到真正的低功率模式週期的長度。A calibration system for a display serial interface according to claim 7 wherein the drive circuit further performs the step of: multiplying the count value by a clock period to obtain a true low power mode period length. 一種顯示器串列介面的校準方法,包含:        提供一串列匯流排,藉以讓主機與顯示模組傳送命令及資料;及        偵測以得到該主機之低功率模式週期的長度,使得該顯示模組之低功率模式週期的長度得以同步於該主機之低功率模式週期的長度。A method for calibrating a serial interface of a display, comprising: providing a serial bus for transmitting commands and data to a host and a display module; and detecting to obtain a length of a low power mode period of the host, so that the display module The length of the low power mode period is synchronized to the length of the low power mode period of the host. 根據申請專利範圍第9項所述顯示器串列介面的校準方法,其中該顯示器串列介面係由行動產業處理器介面(MIPI)聯盟所制訂。The method of calibrating a display serial interface according to claim 9, wherein the display serial interface is defined by a Mobile Industry Processor Interface (MIPI) Alliance. 根據申請專利範圍第9項所述顯示器串列介面的校準方法,其中該串列匯流排包含至少一資料通道具有轉向(turnaround)模式,允許變換傳送方向。The method of calibrating a display serial interface according to claim 9, wherein the serial bus includes at least one data channel having a turnaround mode, allowing the transfer direction to be changed. 根據申請專利範圍第9項所述顯示器串列介面的校準方法,其中該顯示模組包含一顯示器,受驅動以將影像顯示於該顯示器。The method for calibrating a display serial interface according to claim 9, wherein the display module comprises a display that is driven to display an image on the display. 根據申請專利範圍第9項所述顯示器串列介面的校準方法,其中該顯示模組執行以下步驟:        偵測該主機之低功率模式週期的起始與結束;及        根據所偵測之低功率模式週期的起始與結束,計數以得到該主機之低功率模式週期的長度。According to the calibration method of the display serial interface according to claim 9, wherein the display module performs the following steps: detecting the start and end of the low power mode period of the host; and according to the detected low power mode The start and end of the cycle are counted to obtain the length of the low power mode period of the host. 根據申請專利範圍第13項所述顯示器串列介面的校準方法,其中該顯示模組更執行以下步驟: 儲存所得到之低功率模式週期的長度,用以作為該顯示模組之低功率模式週期的長度。The method for calibrating a display serial interface according to claim 13 , wherein the display module further performs the following steps: storing the length of the obtained low power mode period as a low power mode period of the display module length. 根據申請專利範圍第9項所述顯示器串列介面的校準方法,其中該顯示模組執行以下步驟:        於收到讀取請求時,即判斷該主機輸出的差動資料訊號對,其包含第一資料訊號與第二資料訊號;        當該第一資料訊號與該第二資料訊號皆為第一位準時,將計數值歸零;        當該第二資料訊號由第一位準變為第二位準且該第一資料訊號未改變位準,則累加計數值;及        持續累加計數值,直到該第一資料訊號與該第二資料訊號皆變為第二位準。According to the calibration method of the display serial interface according to claim 9, wherein the display module performs the following steps: when receiving the read request, determining the differential data signal pair output by the host, which includes the first The data signal and the second data signal; when the first data signal and the second data signal are both at the first level, the count value is reset to zero; when the second data signal is changed from the first level to the second level And the first data signal does not change the level, the count value is accumulated; and the count value is continuously accumulated until the first data signal and the second data signal become the second level. 根據申請專利範圍第15項所述顯示器串列介面的校準方法,其中該顯示模組更執行以下步驟: 將計數值乘以時脈週期,以得到真正的低功率模式週期的長度。The calibration method of the display serial interface according to claim 15 , wherein the display module further performs the following steps: multiplying the count value by a clock period to obtain a length of a true low power mode period.
TW102132670A 2013-09-10 2013-09-10 Alignment system and method for a display serial interface TWI505247B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102132670A TWI505247B (en) 2013-09-10 2013-09-10 Alignment system and method for a display serial interface

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102132670A TWI505247B (en) 2013-09-10 2013-09-10 Alignment system and method for a display serial interface

Publications (2)

Publication Number Publication Date
TW201510971A TW201510971A (en) 2015-03-16
TWI505247B true TWI505247B (en) 2015-10-21

Family

ID=53186798

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102132670A TWI505247B (en) 2013-09-10 2013-09-10 Alignment system and method for a display serial interface

Country Status (1)

Country Link
TW (1) TWI505247B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101501651A (en) * 2006-08-08 2009-08-05 皇家飞利浦电子股份有限公司 Electronic device and method of controlling a communication
CN101904100A (en) * 2007-12-17 2010-12-01 美商豪威科技股份有限公司 Replica Bias Circuit for High-Speed Low-Voltage Common-Mode Drivers
CN102801595A (en) * 2003-10-15 2012-11-28 高通股份有限公司 High data rate interface
CN102870061A (en) * 2011-04-01 2013-01-09 英特尔公司 Control of platform power consumption using selective updating of a display image
CN103024088A (en) * 2012-12-19 2013-04-03 深圳市广和通实业发展有限公司 Method for simultaneous communication of double serial ports
TW201327540A (en) * 2011-12-20 2013-07-01 Samsung Electronics Co Ltd Devices and method of adjusting synchronization signal preventing tearing and flicker

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102801595A (en) * 2003-10-15 2012-11-28 高通股份有限公司 High data rate interface
CN101501651A (en) * 2006-08-08 2009-08-05 皇家飞利浦电子股份有限公司 Electronic device and method of controlling a communication
CN101904100A (en) * 2007-12-17 2010-12-01 美商豪威科技股份有限公司 Replica Bias Circuit for High-Speed Low-Voltage Common-Mode Drivers
CN102870061A (en) * 2011-04-01 2013-01-09 英特尔公司 Control of platform power consumption using selective updating of a display image
TW201327540A (en) * 2011-12-20 2013-07-01 Samsung Electronics Co Ltd Devices and method of adjusting synchronization signal preventing tearing and flicker
CN103024088A (en) * 2012-12-19 2013-04-03 深圳市广和通实业发展有限公司 Method for simultaneous communication of double serial ports

Also Published As

Publication number Publication date
TW201510971A (en) 2015-03-16

Similar Documents

Publication Publication Date Title
US20220417083A1 (en) Link Layer Communication By Multiple Link Layer Encodings For Computer Buses
KR101812835B1 (en) Serial interface
RU2013143012A (en) HID ON SIMPLE PERIPHERAL TIRES
JP2012150152A (en) Data processing device and semiconductor device
KR102032862B1 (en) Arbitration Signaling within a Multimedia High Definition Link (MHL3) Device
CN201477579U (en) A device for optical fiber transmission of USB signals based on FPGA technology
WO2013080027A3 (en) Interrupt handling systems and methods for pcie bridges with multiple buses
CN105375991A (en) Edge-Based Communication with a Plurality of Slave Devices
CN105446837A (en) Method, device and system for detecting whether IIC (inter-integrated circuit) interface device is connected
CN102073611B (en) I2C bus control system and method
CN103077139B (en) Integrated circuit using inter-integrated circuit bus and control method thereof
JP2011091742A (en) Communication device
CN104737145B (en) Transmission bag
TW200710819A (en) Data transfer control device and electronic instrument
CN108563595B (en) System and method for long-distance transmission of USB data
JP6001118B2 (en) Information communication
CN103077144A (en) Serial peripheral interface (SPI) communication interface for ensuring data integrity, and communication method thereof
US9952993B2 (en) Single-wire communication with adaptive start-bit condition
TWI505247B (en) Alignment system and method for a display serial interface
TWI630485B (en) Extensible host controller and operation method thereof
CN101727421B (en) USB storage equipment and interface circuit thereof
WO2016208038A1 (en) Host-side transceiver device and transceiver system
CN103577368B (en) A kind of IIC communication extension method and device based on SPI protocol
CN204406391U (en) A kind of data of optical fiber gyroscope R-T unit based on SPI
TW201421253A (en) Transmission interface for touch system