TWI505119B - Layout device and layout method - Google Patents
Layout device and layout method Download PDFInfo
- Publication number
- TWI505119B TWI505119B TW103122801A TW103122801A TWI505119B TW I505119 B TWI505119 B TW I505119B TW 103122801 A TW103122801 A TW 103122801A TW 103122801 A TW103122801 A TW 103122801A TW I505119 B TWI505119 B TW I505119B
- Authority
- TW
- Taiwan
- Prior art keywords
- line
- circuit layout
- determined
- circuit
- width
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 20
- 238000001514 detection method Methods 0.000 claims description 12
- 230000005540 biological transmission Effects 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 8
- 238000013461 design Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 6
- 238000011960 computer-aided design Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Description
本發明係關於一種電路佈局方法,特別係關於一種可自動調整之電路佈局方法。The present invention relates to a circuit layout method, and more particularly to a circuit layout method that can be automatically adjusted.
在印刷電路板出現之前,電子元件之間都是依靠電線直接連接實現的。西元1948年,美國將印刷電路版技術由軍事用途轉為商業用途之後,於二十世紀的五零年代中期開始被廣泛採用。到了現在,實施電線直接連接的電路麵包板只是作為有效的實驗工具而存在;印刷電路板在電子工業中已經重要的地位。Prior to the advent of printed circuit boards, electronic components were directly connected by wires. In 1948, after the United States converted printed circuit board technology from military use to commercial use, it was widely adopted in the mid-1950s. Until now, circuit boards that implement direct wire connections have existed only as effective experimental tools; printed circuit boards have become an important part of the electronics industry.
印刷電路板的設計是以電路原理圖為根據,實現電路設計者所需要的功能。印刷電路板的設計主要指版圖設計,需要考慮相當多的內部與外部因素。優秀的版圖設計可以節約生產成本,達到良好的電路性能和散熱性能。簡單的版圖設計可以用手工實現,複雜的版圖設計需要藉助電腦輔助設計實現。The design of the printed circuit board is based on the circuit schematic and implements the functions required by the circuit designer. Printed circuit board design mainly refers to layout design, which needs to consider quite a lot of internal and external factors. Excellent layout design can save production costs and achieve good circuit performance and heat dissipation. Simple layout designs can be implemented manually, and complex layout designs require computer-aided design.
電腦輔助設計,運用電腦軟體製作並模擬實物設計,展現新開發商品的外型,結構,色彩,質感等特色。它同時涉及到軟體和專用的硬體。隨著技術的不斷發展,由電腦輔助設計創建應用範圍很廣,包括建築設計製圖,機械製圖,電 路圖,和其他各種形式的設計交流方式。Computer-aided design, using computer software to create and simulate physical design, showing the appearance, structure, color, texture and other characteristics of newly developed products. It involves both software and dedicated hardware. As technology continues to evolve, computer-aided design creates a wide range of applications, including architectural design drawings, mechanical drawings, and electricity. Road maps, and other forms of design communication.
目前使用的電路圖電腦輔助設計軟體,只有製作並模擬電路圖的功能。但是在實務上,佈局需要符合許多規則,以避免訊號干擾或者符合電源安全規則。在目前的技術中,電路圖電腦輔助設計軟體需要搭配另一個模擬軟體,以在電路圖完成後,對目前的電路進行模擬,以找出不符合規則的線路。使用者需要等模擬軟體模擬完後才可以一一的修改不符合規定的線路,造成使用上的不便。Currently used circuit diagram computer-aided design software, only the function of making and simulating circuit diagrams. But in practice, the layout needs to comply with many rules to avoid signal interference or compliance with power security rules. In the current technology, the circuit diagram computer-aided design software needs to be paired with another analog software to simulate the current circuit after the circuit diagram is completed to find out the lines that do not conform to the rules. The user needs to wait for the simulation software to complete the simulation before modifying the non-compliant lines one by one, resulting in inconvenience in use.
本發明提供一種電路佈局方法包括:根據一起始訊號,開始繪製一電路中之一線路;根據複數位置訊號,對線路進行拉線;根據一完成訊號,固定線路的路徑以及形狀;在起始訊號以及完成訊號之間,每隔一既定時間,判斷線路的長度;以及在起始訊號以及完成訊號之間,根據所判斷之線路的長度,動態調整線路。The invention provides a circuit layout method comprising: starting to draw a line in a circuit according to a start signal; drawing a line according to a complex position signal; fixing a path and a shape of the line according to a completion signal; And between the completion signals, the length of the line is judged every predetermined time; and between the start signal and the completion signal, the line is dynamically adjusted according to the length of the determined line.
在一實施例中,動態調整線路的步驟更包括:根據一佈線規則以及所判斷之線路的長度,決定線路的寬度;以及根據所決定之線路的寬度,動態調整線路的寬。In an embodiment, the step of dynamically adjusting the line further comprises: determining a width of the line according to a wiring rule and a length of the determined line; and dynamically adjusting the width of the line according to the determined width of the line.
在另一實施例中,電路佈局方法更包括接收複數參數,並且佈線規則係由參數所決定的,其中參數包括材料的導電係數、電路佈局層的厚度、操作電壓、操作電流及/或預期電壓降。另外,在一實施例中,線路係為一電源傳輸線路。In another embodiment, the circuit layout method further includes receiving a plurality of parameters, and the routing rules are determined by parameters, wherein the parameters include a conductivity of the material, a thickness of the circuit layout layer, an operating voltage, an operating current, and/or an expected voltage. drop. Additionally, in one embodiment, the line is a power transmission line.
本發明亦提供一種電路佈局裝置,其中電路佈局裝置包括一輸入裝置、一繪圖模組以及一偵測模組。輸入裝置 用以接收一起始訊號、複數位置訊號以及一完成訊號。繪圖模組用以根據起始訊號開始繪製一電路中之一線路,根據複數位置訊號對線路進行拉線,以及根據完成訊號固定線路的路徑以及形狀。偵測模組用以在起始訊號以及完成訊號之間,每隔一既定時間,判斷線路的長度;其中繪圖模組更用以在起始訊號以及完成訊號之間,根據所判斷之線路的長度,動態調整線路。The invention also provides a circuit layout device, wherein the circuit layout device comprises an input device, a drawing module and a detecting module. Input device It is used to receive a start signal, a complex position signal, and a completion signal. The drawing module is configured to draw one of the circuits in the circuit according to the start signal, draw the line according to the plurality of position signals, and fix the path and shape of the line according to the completion signal. The detection module is configured to determine the length of the line at a predetermined time between the start signal and the completion signal; wherein the drawing module is further used between the start signal and the completion signal, according to the determined line Length, dynamically adjust the line.
在另一實施例中,電路佈局裝置更包括一即時運 算模組。即時運算模組用以根據一佈線規則以及所判斷之線路的長度,決定線路的寬度,並且致使繪圖模組根據所決定之線路的寬度,動態調整線路的寬,其中輸入裝置更用以接收複數參數,並且佈線規則係由參數所決定的。參數包括材料的導電係數、電路佈局層的厚度、操作電壓、操作電流及/或預期電壓降。在一實施例中,線路係為一電源傳輸線路。In another embodiment, the circuit layout device further includes an instant operation Calculation module. The real-time computing module is configured to determine the width of the line according to a wiring rule and the length of the determined line, and cause the drawing module to dynamically adjust the width of the line according to the determined width of the line, wherein the input device is further configured to receive the plurality of lines Parameters, and routing rules are determined by parameters. Parameters include the conductivity of the material, the thickness of the circuit layout layer, the operating voltage, the operating current, and/or the expected voltage drop. In one embodiment, the line is a power transmission line.
100‧‧‧電路佈局裝置100‧‧‧Circuit layout device
102‧‧‧輸入裝置102‧‧‧ Input device
104‧‧‧顯示裝置104‧‧‧Display device
1042‧‧‧繪圖模組1042‧‧‧Drawing module
106‧‧‧偵測模組106‧‧‧Detection module
108‧‧‧即時運算模組108‧‧‧ Instant Computing Module
SS‧‧‧起始訊號SS‧‧‧ start signal
PS1~PSN‧‧‧位置訊號PS1~PSN‧‧‧ position signal
ES‧‧‧完成訊號ES‧‧‧Complete signal
第1圖為本發明所提供之電路佈局裝置的方塊圖;以及第2圖為本發明所提供之電路佈局方法的流程圖。1 is a block diagram of a circuit layout apparatus provided by the present invention; and FIG. 2 is a flow chart of a circuit layout method provided by the present invention.
以下將詳細討論本發明各種實施例之裝置及使用方法。然而值得注意的是,本發明所提供之許多可行的發明概念可實施在各種特定範圍中。這些特定實施例僅用於舉例說明本發明之裝置及使用方法,但非用於限定本發明之範圍。The apparatus and method of use of various embodiments of the present invention are discussed in detail below. However, it is to be noted that many of the possible inventive concepts provided by the present invention can be implemented in various specific ranges. These specific examples are only intended to illustrate the apparatus and methods of use of the present invention, but are not intended to limit the scope of the invention.
第1圖為本發明所提供之電路佈局裝置的方塊圖。 電路佈局裝置100可為筆記型電腦、桌上型電腦等等,本發明在此不加以限制。電路佈局裝置100包括一輸入裝置102、一顯示裝置104、一偵測模組106以及一即時運算模組108。Figure 1 is a block diagram of a circuit layout apparatus provided by the present invention. The circuit layout device 100 can be a notebook computer, a desktop computer, etc., and the invention is not limited herein. The circuit layout device 100 includes an input device 102, a display device 104, a detection module 106, and an instant computing module 108.
輸入裝置102可為滑鼠、鍵盤或者觸控面板等等, 本發明不加以限制。在本發明之一實施例中,輸入裝置102用以接收一起始訊號SS、複數位置訊號PS1~PSN以及一完成訊號ES。舉例而言,起始訊號SS可為在佈局模擬程式中,選擇線段繪製的選項後,在電路上的第一次點擊,但本發明不限於此。 位置訊號PS1~PSN可為在點擊後,使用者拉線所經過的區域,也就是使用者所繪製的線路的路徑,但本發明不限於此。完成訊號ES可為使用者在線段完成的點上所進行之單擊或者雙擊,但本發明不限於此。The input device 102 can be a mouse, a keyboard or a touch panel, and the like. The invention is not limited. In an embodiment of the invention, the input device 102 is configured to receive a start signal SS, a plurality of position signals PS1~PSN, and a completion signal ES. For example, the start signal SS may be the first click on the circuit after selecting the option of line segment drawing in the layout simulation program, but the invention is not limited thereto. The position signals PS1~PSN may be the area through which the user pulls the line after the click, that is, the path of the line drawn by the user, but the invention is not limited thereto. The completion signal ES may be a click or a double click performed on a point at which the user completes the online segment, but the present invention is not limited thereto.
顯示裝置104用以顯示影像。值得注意的是,顯示 裝置104可為有機電激發光二極體顯示面板、液晶顯示面板、電漿顯示面板、可撓式顯示面板等等,本發明不限於此。在本發明之一實施例中,顯示裝置104更包括一繪圖模組1042。在本發明之一實施例中,繪圖模組1042用以根據起始訊號SS開始繪製一電路中之一線路。接著,繪圖模組1042更用以根據位置訊號PS1~PSN對線路進行拉線。最後,繪圖模組1042可用以根據完成訊號ES固定線路的路徑以及形狀,以完成該線路的繪製,但本發明不限於此。The display device 104 is used to display an image. It is worth noting that the display The device 104 may be an organic electroluminescent diode display panel, a liquid crystal display panel, a plasma display panel, a flexible display panel, etc., and the present invention is not limited thereto. In an embodiment of the invention, the display device 104 further includes a drawing module 1042. In an embodiment of the invention, the drawing module 1042 is configured to start drawing a line in a circuit according to the start signal SS. Then, the drawing module 1042 is further configured to pull the line according to the position signals PS1~PSN. Finally, the drawing module 1042 can be used to complete the drawing of the line according to the path and shape of the completion line of the completion signal ES, but the invention is not limited thereto.
偵測模組106用以在起始訊號SS以及完成訊號ES 之間,每隔一既定時間,判斷線路的長度,以致使繪圖模組1042在起始訊號SS以及完成訊號ES之間,根據所判斷之線路的長度, 動態調整線路。換言之,偵測模組106系用以在使用者拉線的過程中,動態的偵測所繪製的線路目前的長度。The detection module 106 is used for the start signal SS and the completion signal ES Between each predetermined time, the length of the line is determined, so that the drawing module 1042 is between the start signal SS and the completion signal ES, according to the length of the determined line. Dynamically adjust the line. In other words, the detection module 106 is configured to dynamically detect the current length of the drawn line during the user's cable pulling process.
即時運算模組108用以根據一佈線規則以及所判 斷之線路的長度,決定線路的寬度,並且致使繪圖模組1042根據所決定之線路的寬度,動態調整線路的寬。詳細而言,即時運算模組108在接收到偵測模組106所判斷之目前線路的長度後,會經由一佈線規則,計算出符合佈線規則之線路的寬度。 接著,即時運算模組108致使繪圖模組1042即時地根據所判斷之線路的寬度,動態調整線路的寬度。在一實施例中,佈線規則係由複數參數所決定的。舉例而言,使用者可藉由輸入裝置102,輸入該等複數參數。輸入裝置102可在接收到該等參數後,將該等參數傳送至即時運算模組108,以提供即時運算模組108進行運算。值得注意的是,參數可包括材料的導電係數、電路佈局層的厚度、操作電壓、操作電流及/或預期電壓降,但本發明不限於此。在一實施例中,佈線規則為下面所示的公式(1),但本發明不限於此。公式(1)系用以判斷電源傳輸線路的公式,用以提供一安全的電源線寬度,但本發明不限於此。在其他實施例中,佈線規則可為用以判斷高速訊號線等防止訊號干擾之規則。換言之,所繪製的線路係為一電源傳輸線路。The real-time computing module 108 is configured to be based on a wiring rule and the judgment The length of the broken line determines the width of the line and causes the drawing module 1042 to dynamically adjust the width of the line based on the determined width of the line. In detail, after receiving the length of the current line determined by the detection module 106, the real-time computing module 108 calculates the width of the line conforming to the wiring rule via a wiring rule. Then, the real-time computing module 108 causes the drawing module 1042 to dynamically adjust the width of the line according to the determined width of the line. In an embodiment, the routing rules are determined by a plurality of parameters. For example, the user can input the plural parameters by inputting the device 102. After receiving the parameters, the input device 102 can transmit the parameters to the real-time computing module 108 to provide the real-time computing module 108 for operation. It is to be noted that the parameters may include the conductivity of the material, the thickness of the circuit layout layer, the operating voltage, the operating current, and/or the expected voltage drop, although the invention is not limited thereto. In an embodiment, the wiring rule is the formula (1) shown below, but the invention is not limited thereto. The formula (1) is a formula for judging a power transmission line for providing a safe power line width, but the present invention is not limited thereto. In other embodiments, the routing rules may be rules for determining signal interference such as high speed signal lines. In other words, the line drawn is a power transmission line.
R=(1/σ)*[L/(W*T)]....(1)R=(1/σ)*[L/(W*T)]....(1)
如上所示,R為最大電阻、σ為線路材料的導電係數、L為線路的長度、W為線路的寬度以及T為電路佈局層(Layer)的厚度,其中最大電阻R係由操作電壓、操作電流以及預期電壓降所決定的。假設操作電壓為3.3伏特、預期電壓降係不大 於操作電壓的百分之一以及操作電流為2安培。即時運算模組108則可經由電阻、電壓以及電流的基本關係得知最大電阻R為(3.3V*0.01)/2A=0.0165歐姆。若電路佈局層的厚度為30um以及線路的材質為銅(銅的導電係數為1.7.10-8Ω-M),即時運算模組108則可藉由公式1得知佈線規則為W=(1.7.10-8*L)/(0.0165*30)。接著,即時運算模組108則可根據偵測模組106所偵測到的線路的長度,動態得計算出線段的最佳寬度。As shown above, R is the maximum resistance, σ is the conductivity of the line material, L is the length of the line, W is the width of the line, and T is the thickness of the circuit layout layer, wherein the maximum resistance R is the operating voltage, operation The current and the expected voltage drop are determined. Assume that the operating voltage is 3.3 volts, and the expected voltage drop is not large. One hundredth of the operating voltage and the operating current is 2 amps. The real-time computing module 108 can know that the maximum resistance R is (3.3V*0.01)/2A=0.0165 ohms through the basic relationship of resistance, voltage and current. If the thickness of the circuit layout layer is 30um and the material of the circuit is copper (the conductivity of copper is 1.7.10-8Ω-M), the instant operation module 108 can know that the wiring rule is W=(1.7. 10-8*L)/(0.0165*30). Then, the real-time computing module 108 can dynamically calculate the optimal width of the line segment according to the length of the line detected by the detecting module 106.
第2圖為本發明所提供之設定對應關係方法的流程圖。設定對應關係方法適用於第1圖所示之電路佈局裝置100。流程開始於步驟S200。FIG. 2 is a flow chart of a method for setting a correspondence relationship provided by the present invention. The setting correspondence method is applied to the circuit layout device 100 shown in Fig. 1. The flow begins in step S200.
在步驟S200中,電路佈局裝置100執行一佈局模擬程式。In step S200, the circuit layout device 100 executes a layout simulation program.
接著,在步驟S202中,電路佈局裝置100判斷輸入裝置102是否接收到一起始訊號SS。當輸入裝置102接收到起始訊號SS時,流程進行至步驟S204;否則,電路佈局裝置100繼續判斷輸入裝置102是否接收到一起始訊號SS。Next, in step S202, the circuit layout device 100 determines whether the input device 102 has received a start signal SS. When the input device 102 receives the start signal SS, the flow proceeds to step S204; otherwise, the circuit layout device 100 continues to determine whether the input device 102 receives a start signal SS.
在步驟S204中,繪圖模組1042用以根據起始訊號SS開始繪製一電路中之一線路。In step S204, the drawing module 1042 is configured to start drawing a line in a circuit according to the start signal SS.
接著,在步驟S206中,輸入裝置102接收位置訊號PS1~PSN,並且繪圖模組1042根據輸入裝置102所接收到的位置訊號PS1~PSN對線路進行拉線。Next, in step S206, the input device 102 receives the position signals PS1~PSN, and the drawing module 1042 pulls the lines according to the position signals PS1~PSN received by the input device 102.
接著,在步驟S208中,電路佈局裝置100判斷是否超過一既定時間。值得注意的是,電路佈局裝置100更可包括 一計時裝置(未圖示),用以計算既定時間是否超過,其中計時裝置可設置於偵測模組106或者其他裝置中,本發明不加以限制。舉例而言,既定時間可為1微秒、10微秒等,使用者不會明顯感覺延誤的時間,但本發明不限於此。當超過既定時間時,流程進行至步驟S210;否則,流程會到步驟S206,繪圖模組1042繼續根據輸入裝置102所接收到的位置訊號PS1~PSN對線路進行拉線。Next, in step S208, the circuit layout device 100 determines whether or not a predetermined time has elapsed. It should be noted that the circuit layout device 100 may further include A timing device (not shown) is used to calculate whether the predetermined time is exceeded. The timing device can be disposed in the detection module 106 or other device, which is not limited by the present invention. For example, the predetermined time may be 1 microsecond, 10 microseconds, etc., and the user does not obviously feel the time of the delay, but the invention is not limited thereto. When the predetermined time is exceeded, the flow proceeds to step S210; otherwise, the flow proceeds to step S206, and the drawing module 1042 continues to pull the line according to the position signals PS1~PSN received by the input device 102.
在步驟S210中,偵測模組10判斷目前線路的長度, 以致使繪圖模組1042。換言之,偵測模組106系用以在使用者拉線的過程中,動態的偵測所繪製的線路目前的長度。In step S210, the detecting module 10 determines the length of the current line, Thus, the drawing module 1042 is caused. In other words, the detection module 106 is configured to dynamically detect the current length of the drawn line during the user's cable pulling process.
接著,在步驟S212中,繪圖模組1042,根據所判 斷之線路的長度,動態調整線路。在一實施例中,繪圖模組1042係根據所判斷之線路的長度,動態調整線路寬,其中即時運算模組108用以根據一佈線規則以及所判斷之線路的長度,決定線路的寬度,以致使繪圖模組1042根據所決定之線路的寬度,動態調整線路的寬。詳細而言,即時運算模組108在接收到偵測模組106所判斷之目前線路的長度後,會經由一佈線規則,計算出符合佈線規則之線路的寬度。接著,即時運算模組108致使繪圖模組1042即時地根據所判斷之線路的寬度,動態調整線路的寬度。在一實施例中,佈線規則係由複數參數所決定的。Next, in step S212, the drawing module 1042 is determined according to the The length of the broken line, dynamically adjust the line. In an embodiment, the drawing module 1042 dynamically adjusts the line width according to the determined length of the line, wherein the real-time computing module 108 is configured to determine the width of the line according to a wiring rule and the length of the determined line. The drawing module 1042 is dynamically adjusted to adjust the width of the line based on the determined width of the line. In detail, after receiving the length of the current line determined by the detection module 106, the real-time computing module 108 calculates the width of the line conforming to the wiring rule via a wiring rule. Then, the real-time computing module 108 causes the drawing module 1042 to dynamically adjust the width of the line according to the determined width of the line. In an embodiment, the routing rules are determined by a plurality of parameters.
舉例而言,使用者可藉由輸入裝置102,輸入該等複數參數。 輸入裝置102可在接收到該等參數後,將該等參數傳送至即時運算模組108,以提供即時運算模組108進行運算。值得注意的是,參數可包括材料的導電係數、電路佈局層的厚度、操作電 壓、操作電流及/或預期電壓降,但本發明不限於此。在一實施例中,佈線規則為下面所示的公式(1),但本發明不限於此。 公式(1)系用以判斷電源傳輸線路的公式,用以提供一安全的電源線寬度,但本發明不限於此。在其他實施例中,佈線規則可為用以判斷高速訊號線等防止訊號干擾之規則。換言之,所繪製的線路係為一電源傳輸線路。For example, the user can input the plural parameters by inputting the device 102. After receiving the parameters, the input device 102 can transmit the parameters to the real-time computing module 108 to provide the real-time computing module 108 for operation. It is worth noting that the parameters may include the conductivity of the material, the thickness of the circuit layout layer, and the operating power. The voltage, operating current, and/or expected voltage drop, but the invention is not limited thereto. In an embodiment, the wiring rule is the formula (1) shown below, but the invention is not limited thereto. The formula (1) is a formula for judging a power transmission line for providing a safe power line width, but the present invention is not limited thereto. In other embodiments, the routing rules may be rules for determining signal interference such as high speed signal lines. In other words, the line drawn is a power transmission line.
接著,在步驟S214中,電路佈局裝置100判斷輸入 裝置102是否接收到一完成訊號ES。當輸入裝置102接收到完成訊號ES時,流程進行至步驟S216;否則,流行回到步驟S206,繪圖模組1042繼續根據輸入裝置102所接收到的位置訊號PS1~PSN對線路進行拉線。Next, in step S214, the circuit layout device 100 determines the input. Whether the device 102 receives a completion signal ES. When the input device 102 receives the completion signal ES, the flow proceeds to step S216; otherwise, the flow returns to step S206, and the drawing module 1042 continues to pull the line according to the position signals PS1~PSN received by the input device 102.
在步驟S216中,繪圖模組1042用以根據完成訊號 ES固定線路的路徑以及形狀,以完成該線路的繪製。流程結束於步驟S216。In step S216, the drawing module 1042 is configured to complete the signal according to the completion. The path and shape of the ES fixed line to complete the drawing of the line. The flow ends in step S216.
根據上述實施例,本發明提供一種電路佈局裝置 100以及電路佈局方法,可自動的在使用者拉線的過程中,動態調整線路。According to the above embodiment, the present invention provides a circuit layout device 100 and the circuit layout method can automatically adjust the line during the user's cable pulling process.
本發明之方法,或特定型態或其部份,例如偵測 模組106、即時運算模組108以及繪圖模組1042,可以以程式碼的型態存在。程式碼可儲存於實體媒體,如軟碟、光碟片、硬碟、或是任何其他機器可讀取(如電腦可讀取)儲存媒體,亦或不限於外在形式之電腦程式產品,其中,當程式碼被機器,如電腦載入且執行時,此機器變成用以參與本發明之裝置。程式碼也可透過一些傳送媒體,如電線或電纜、光纖、或是任何傳 輸型態進行傳送,其中,當程式碼被機器,如電腦接收、載入且執行時,此機器變成用以參與本發明之裝置。當在一般用途處理單元實作時,程式碼結合處理單元提供一操作類似於應用特定邏輯電路之獨特裝置。The method of the present invention, or a specific type or part thereof, such as detection The module 106, the real-time computing module 108, and the drawing module 1042 may exist in the form of a code. The code can be stored in a physical medium such as a floppy disk, a CD, a hard disk, or any other machine readable (such as computer readable) storage medium, or is not limited to an external form of computer program product, wherein When the code is loaded and executed by a machine, such as a computer, the machine becomes a device for participating in the present invention. The code can also be transmitted through some transmission media such as wires or cables, fiber optics, or any pass. The transmission mode is transmitted, wherein when the code is received, loaded and executed by a machine, such as a computer, the machine becomes a device for participating in the present invention. When implemented in a general purpose processing unit, the code combination processing unit provides a unique means of operation similar to application specific logic.
惟以上所述者,僅為本發明之較佳實施例而已,當不能以此限定本發明實施之範圍,即大凡依本發明申請專利範圍及發明說明內容所作之簡單的等效變化與修飾,皆仍屬本發明專利涵蓋之範圍內。另外本發明的任一實施例或申請專利範圍不須達成本發明所揭露之全部目的或優點或特點。此外,摘要部分和標題僅是用來輔助專利文件搜尋之用,並非用來限制本發明之權利範圍。The above is only the preferred embodiment of the present invention, and the scope of the invention is not limited thereto, that is, the simple equivalent changes and modifications made by the scope of the invention and the description of the invention are All remain within the scope of the invention patent. In addition, any of the objects or advantages or features of the present invention are not required to be achieved by any embodiment or application of the invention. In addition, the abstract sections and headings are only used to assist in the search of patent documents and are not intended to limit the scope of the invention.
100‧‧‧電路佈局裝置100‧‧‧Circuit layout device
102‧‧‧輸入裝置102‧‧‧ Input device
104‧‧‧顯示裝置104‧‧‧Display device
1042‧‧‧繪圖模組1042‧‧‧Drawing module
106‧‧‧偵測模組106‧‧‧Detection module
108‧‧‧即時運算模組108‧‧‧ Instant Computing Module
SS‧‧‧起始訊號SS‧‧‧ start signal
PS1~PSN‧‧‧位置訊號PS1~PSN‧‧‧ position signal
ES‧‧‧完成訊號ES‧‧‧Complete signal
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW103122801A TWI505119B (en) | 2014-07-02 | 2014-07-02 | Layout device and layout method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW103122801A TWI505119B (en) | 2014-07-02 | 2014-07-02 | Layout device and layout method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI505119B true TWI505119B (en) | 2015-10-21 |
| TW201602817A TW201602817A (en) | 2016-01-16 |
Family
ID=54851809
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW103122801A TWI505119B (en) | 2014-07-02 | 2014-07-02 | Layout device and layout method |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI505119B (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW488026B (en) * | 2000-04-17 | 2002-05-21 | Ibm | Protective hardmask for producing interconnect structures |
| TW200641975A (en) * | 2005-05-24 | 2006-12-01 | Winbond Electronics Corp | Correcting method of mask pattern and correcting apparatus of thereof |
| TW200802009A (en) * | 2005-10-24 | 2008-01-01 | Clear Shape Technologies Inc | Timing, noise, and power analysis of integrated circuits |
| US20110078895A1 (en) * | 2009-10-05 | 2011-04-07 | Fujitsu Limited | Manufacturing method of wiring substrate and design method of wiring substrate |
| TW201218000A (en) * | 2010-10-19 | 2012-05-01 | Inventec Corp | Re-routing method for circuit |
-
2014
- 2014-07-02 TW TW103122801A patent/TWI505119B/en active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW488026B (en) * | 2000-04-17 | 2002-05-21 | Ibm | Protective hardmask for producing interconnect structures |
| TW200641975A (en) * | 2005-05-24 | 2006-12-01 | Winbond Electronics Corp | Correcting method of mask pattern and correcting apparatus of thereof |
| TW200802009A (en) * | 2005-10-24 | 2008-01-01 | Clear Shape Technologies Inc | Timing, noise, and power analysis of integrated circuits |
| US20110078895A1 (en) * | 2009-10-05 | 2011-04-07 | Fujitsu Limited | Manufacturing method of wiring substrate and design method of wiring substrate |
| TW201218000A (en) * | 2010-10-19 | 2012-05-01 | Inventec Corp | Re-routing method for circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201602817A (en) | 2016-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108763734B (en) | A high-speed signal optimization method and system for a reference clock line | |
| JP2011502314A5 (en) | ||
| CN105653744A (en) | Method and device for designing layout | |
| CN102592000A (en) | Circuit board wiring detection system and method | |
| CN104582290A (en) | A Realization Method of High Speed Line Impedance Continuity | |
| CN103793575A (en) | Method and device for arranging passing holes in single plate | |
| CN105260490B (en) | Circuit layout device and circuit layout method | |
| TWI505119B (en) | Layout device and layout method | |
| CN106604550A (en) | Line impedance adjusting method and system | |
| CN106202824A (en) | A kind of PCIE link is walked the determination method of line impedence | |
| JP2010055512A5 (en) | ||
| CN106777612A (en) | A kind of method and device of the forecast model and PCB design for setting up PCB types | |
| TWI548995B (en) | Electronic system, main control electronic device, electronic device and communication method | |
| CN102930080B (en) | Rear panel large-small-hole drilling data processing method and rear panel manufacturing method | |
| TW201300802A (en) | System and method for analyzing group delay of signals based on PCB | |
| CN107846780B (en) | A method of routing in a PCB board | |
| TW201311064A (en) | Printed circuit board | |
| CN105357866A (en) | A Wiring Method for Reducing Crosstalk of High-Speed Signals | |
| CN103793574B (en) | Method and device for laying copper foils on single plate | |
| TWI498749B (en) | Device topology and performance exploration and notification technology | |
| JP2009211333A (en) | Electronic circuit analysis system, electronic circuit analysis method and electronic circuit analysis program | |
| Kashif et al. | Signal integrity problems in electronic designing | |
| TWI503684B (en) | Device and method for checking printed circuitry | |
| JPWO2009037738A1 (en) | Drawer wiring method, drawer wiring program, and drawer wiring apparatus | |
| KR102418906B1 (en) | ergonomic drawing device |