[go: up one dir, main page]

TWI584281B - Method for healing phase-change memory device and applications thereof - Google Patents

Method for healing phase-change memory device and applications thereof Download PDF

Info

Publication number
TWI584281B
TWI584281B TW104112286A TW104112286A TWI584281B TW I584281 B TWI584281 B TW I584281B TW 104112286 A TW104112286 A TW 104112286A TW 104112286 A TW104112286 A TW 104112286A TW I584281 B TWI584281 B TW I584281B
Authority
TW
Taiwan
Prior art keywords
phase change
current
resistance characteristic
change memory
characteristic function
Prior art date
Application number
TW104112286A
Other languages
Chinese (zh)
Other versions
TW201638950A (en
Inventor
吳昭誼
柯文昇
李明修
Original Assignee
旺宏電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 旺宏電子股份有限公司 filed Critical 旺宏電子股份有限公司
Priority to TW104112286A priority Critical patent/TWI584281B/en
Publication of TW201638950A publication Critical patent/TW201638950A/en
Application granted granted Critical
Publication of TWI584281B publication Critical patent/TWI584281B/en

Links

Landscapes

  • Semiconductor Memories (AREA)

Description

相變化記憶體元件的修復方法及其應用 Repair method of phase change memory component and its application

本發明係關於相變記憶元件的修復方法,特別是基於包含硫屬化物及其他材料之相變記憶元件的修復方法。 The present invention relates to a method of repairing a phase change memory element, and more particularly to a method of repairing a phase change memory element comprising a chalcogenide and other materials.

相變化為基礎的記憶材料,例如硫屬化物或其他類似的材料可以藉由施加合適的電流而導致在一非晶相與一結晶相之間相變化。非晶相具有比結晶相更高的電阻率,其可以很容易被感應而作為指示資料之用。進而利用這些特性製作出可進行隨機存取的讀取或寫入的非揮發記憶體,即相變化記憶體。 Phase change based memory materials, such as chalcogenides or other similar materials, can cause a phase change between an amorphous phase and a crystalline phase by application of a suitable current. The amorphous phase has a higher resistivity than the crystalline phase, which can be easily sensed and used as an indicator. Further, these characteristics are used to produce a non-volatile memory that can be read or written by random access, that is, a phase change memory.

相變化記憶體的資料係藉由此相變化材料的主動區域在非晶相與結晶相之間的轉換而儲存。例如,可藉由施加一低壓電流脈衝來將記憶胞中的相變化材料加熱到高於一轉換溫度,以使主動區域中的相變化記憶材料自非晶相轉變至結晶相,進而將熱相變化材料的電阻狀態自初始電阻狀態100或高電阻狀態102轉換至低電阻狀態101的改變,以下指稱為設置(set)。另 外,也可藉由施加短暫的高電流密度脈衝融化或破壞相變化記憶材料的結晶結構,使得至少部份相變化材料得以維持在非晶相的結構,進而使熱相變化材料的電阻狀態自低電阻狀態101至高電阻狀態102的改變,以下指稱為重置(reset)。 The phase change memory data is stored by the conversion of the active region of the phase change material between the amorphous phase and the crystalline phase. For example, a phase change material in the memory cell can be heated above a transition temperature by applying a low voltage current pulse to cause the phase change memory material in the active region to transition from the amorphous phase to the crystalline phase, thereby The change in the resistance state of the material from the initial resistance state 100 or the high resistance state 102 to the change in the low resistance state 101 is hereinafter referred to as a set. another In addition, by applying a transient high current density pulse to melt or destroy the crystal structure of the phase change memory material, at least part of the phase change material can be maintained in the structure of the amorphous phase, thereby making the resistance state of the thermal phase change material self. The change from the low resistance state 101 to the high resistance state 102 is hereinafter referred to as reset.

請參照第1圖,第1圖係根據習知技術繪示相變化記憶體中具有不同電阻狀態之記憶胞的數量(位元計數)分佈圖。其中,每一個記憶胞可藉由設置或重置而具有至少一個高電阻狀態102或一個低電阻狀態101。每一種電阻狀態對應一個彼此不重疊的電阻範圍。其中,低電阻狀態101的最高電阻R1與高電阻狀態102的最低電阻R2之間的差值可定義出一讀取區間,用來區分記憶胞是在低電阻狀態101或是高電阻狀態102。儲存在記憶胞中的資料,可以藉由感應記憶胞的電阻值是高於或低於此讀取區間內的臨界電阻值103,來決定此記憶胞是對應至低電阻狀態101的"0"狀態或是對應至高電阻狀態102的"1"狀態。 Referring to FIG. 1, FIG. 1 is a diagram showing a distribution (bit count) of memory cells having different resistance states in a phase change memory according to a conventional technique. Each of the memory cells can have at least one high resistance state 102 or a low resistance state 101 by setting or resetting. Each of the resistance states corresponds to a range of resistances that do not overlap each other. The difference between the highest resistance R1 of the low resistance state 101 and the lowest resistance R2 of the high resistance state 102 may define a read interval for distinguishing whether the memory cell is in the low resistance state 101 or the high resistance state 102. The data stored in the memory cell can be determined by the resistance of the memory cell being higher or lower than the critical resistance value 103 in the read interval, and the memory cell is determined to be "0" corresponding to the low resistance state 101. The state either corresponds to the "1" state of the high resistance state 102.

然而,在經歷多次重置及/或設置操作後,相變化記憶材料會因為重置及/或設置操作的次數、記憶胞陣列中的位置差異、製程條件或所暴露的環境溫度因素而產生老化現象,而造成相變化記憶材料電子特性(包含電阻狀態、電流-電阻關係或其他電子特性)的偏移。例如,在高電阻狀態102的記憶胞會因為重置及/或設置操作所施加的電能或熱應力,使主動區域中的相變化記憶材料重新結晶而產生電阻逐漸降低的現象,導至操作電流越來越高。甚至因為高電阻狀態102的最低電阻R2小於臨界電阻值 103而產生位元錯誤(bit error)的問題。 However, after undergoing multiple resets and/or setup operations, the phase change memory material may be generated due to reset and/or set operation times, positional differences in the memory cell array, process conditions, or exposed ambient temperature factors. An aging phenomenon that causes an offset in the electronic properties of the phase change memory material (including resistance states, current-resistance relationships, or other electronic properties). For example, the memory cells in the high resistance state 102 may re-crystallize the phase change memory material in the active region due to the electrical energy or thermal stress applied by the reset and/or set operation, resulting in a gradual decrease in resistance, leading to the operating current. taller and taller. Even because the lowest resistance R2 of the high resistance state 102 is less than the critical resistance value 103 causes a bit error problem.

因此,有需要提供一種更先進的相變化記憶體元件的修復方法,以改善習知技術所面臨之相變化記憶材料老化的問題。 Therefore, there is a need to provide a more advanced method of repairing phase change memory components to improve the aging of memory materials experienced by conventional techniques.

本說明書的一實施例是在提供一種相變化記憶體元件的修復方法,此修復方法包括下述步驟:首先,提供至少一個記憶胞,使此記憶胞包含具有偏移(shift)電流-電阻特性函數之相變化記憶材料。接著,對相變化記憶材料施加一回復應力(healing stress),使相變化記憶材料的偏移電流-電阻特性函數轉換為初始(initial)電流-電阻特性函數。其中,偏移電流-電阻特性函數實質為電流-電阻特性函數的平移函數(translation of function)。 An embodiment of the present specification is to provide a method for repairing a phase change memory element, the repair method comprising the steps of: firstly providing at least one memory cell, the memory cell comprising shift current-resistance characteristics The phase change memory material of the function. Next, a healing stress is applied to the phase change memory material to convert the offset current-resistance characteristic function of the phase change memory material into an initial current-resistance characteristic function. Wherein, the offset current-resistance characteristic function is substantially a translation of function of the current-resistance characteristic function.

本說明書的另一實施例是在提供一種相變化記憶體元件的操作方法,此一操作方法包括下述步驟:首先,提供具有複數個記憶胞的相變化記憶體元件,其中每一個記憶胞具有相變化記憶材料。接著,使至少一個記憶胞之相變化記憶材料具有偏移電流-電阻特性函數,並設定具有偏移電流-電阻特性函數的記憶胞為第一狀態。然後,對至少一個具有第一狀態的記憶胞施加一回復應力,使記憶胞的該偏移電流-電阻特性函數轉換為初始電流-電阻特性函數;其中,偏移電流-電阻特性函數實質為電流-電阻特性函數的平移函數。並將具有初始電流-電阻特性函數的記憶胞設定為第二狀態。再藉由第一狀態及第二狀態,在這些記憶體 胞元中讀取資料。 Another embodiment of the present specification is directed to a method of operating a phase change memory device, the method comprising the steps of: first providing a phase change memory component having a plurality of memory cells, wherein each memory cell has Phase change memory material. Next, the phase change memory material of the at least one memory cell has an offset current-resistance characteristic function, and the memory cell having the function of the offset current-resistance characteristic is set to the first state. Then, applying a restoring stress to at least one memory cell having the first state, and converting the offset current-resistance characteristic function of the memory cell into an initial current-resistance characteristic function; wherein the offset current-resistance characteristic function is substantially current - The translation function of the resistance characteristic function. A memory cell having an initial current-resistance characteristic function is set to the second state. In the first state and the second state, in these memories Read the data in the cell.

根據上述實施例,本發明是在提供一種相變化記憶體元件的修復方法,藉由對記憶胞的相變化記憶材料施加回復應力,使(因為重置及/或設置操作的次數、在陣列中的結構、材料之變動、製程條件或所暴露的環境溫度因素)老化的相變化記憶材料的電子特性,例如相變化記憶體材料的電流-電阻特性函數,由偏移的狀態回復到一開始的初始狀態。以解決習知技術因記憶胞的相變化記憶材料老化所導致的操作電流增加,甚至產生瑕疵記憶胞的問題。 According to the above embodiment, the present invention provides a method for repairing a phase change memory element by applying a restoring stress to a phase change memory material of a memory cell (because of the number of reset and/or set operations, in the array) The structure, material variation, process conditions, or exposed ambient temperature factors. The electronic properties of the aged phase change memory material, such as the current-resistance characteristic function of the phase change memory material, are restored from the offset state to the beginning. Initial state. In order to solve the problem of the increase of the operating current caused by the aging of the memory material due to the phase change of the memory cell, the problem of the memory cell is even generated.

另外,利用相變化記憶體材料之偏移電流-電阻特性函數和初始電流-電阻特性函數二者之間的可回復性,來提供記憶胞另一種資料存取的方式。藉以在不改變相變化記憶體元件的結構,大幅提升資料的儲存密度。 In addition, the recoverability between the offset current-resistance characteristic function of the phase change memory material and the initial current-resistance characteristic function is utilized to provide a way for the memory cell to access another data. Therefore, the storage density of the data is greatly increased without changing the structure of the phase change memory element.

100‧‧‧初始電阻狀態 100‧‧‧ initial resistance state

101‧‧‧低電阻狀態 101‧‧‧Low resistance state

102‧‧‧高電阻狀態 102‧‧‧High resistance state

103‧‧‧臨界電阻值 103‧‧‧critical resistance value

200‧‧‧記憶胞 200‧‧‧ memory cells

201‧‧‧底電極 201‧‧‧ bottom electrode

202‧‧‧介電層 202‧‧‧ dielectric layer

203‧‧‧記憶層 203‧‧‧ memory layer

203a‧‧‧主動區域 203a‧‧‧active area

204‧‧‧頂電極 204‧‧‧ top electrode

301‧‧‧初始電流-電阻特性函數 301‧‧‧Initial current-resistance characteristic function

302‧‧‧偏移電流-電阻特性函數 302‧‧‧Offset current-resistance characteristic function

303‧‧‧箭號 303‧‧‧Arrow

1010‧‧‧相變化記憶體元件 1010‧‧‧ phase change memory components

1012‧‧‧記憶體陣列 1012‧‧‧ memory array

1014‧‧‧字元線解碼器 1014‧‧‧ character line decoder

1016‧‧‧字元線 1016‧‧‧ character line

1018‧‧‧位元線解碼器 1018‧‧‧ bit line decoder

1020‧‧‧位元線 1020‧‧‧ bit line

1022‧‧‧匯流排 1022‧‧‧ busbar

1024‧‧‧感應電路與資料輸入結構 1024‧‧‧Induction circuit and data input structure

1026‧‧‧資料匯流排 1026‧‧‧ data bus

1028‧‧‧資料輸入線 1028‧‧‧ data input line

1030‧‧‧其它電路 1030‧‧‧Other circuits

1032‧‧‧資料輸出線 1032‧‧‧ data output line

1034‧‧‧控制器 1034‧‧‧ Controller

1036‧‧‧偏壓電路 1036‧‧‧bias circuit

S51‧‧‧提供一個相變化記憶體元件,使其包含至少一個具有相變化記憶材料的記憶胞,且使相變化記憶材料具有偏移電流-電阻特性函數 S51‧‧‧ provides a phase change memory element that contains at least one memory cell with a phase change memory material and a phase change memory material with an offset current-resistance characteristic function

S52‧‧‧對相變化記憶材料進行烘烤製程 S52‧‧‧Bake process of phase change memory materials

S53‧‧‧進行偵測步驟,以確認偏移電流-電阻特性函數是否轉換為初始電流-電阻特性函數 S53‧‧‧Check the step to confirm whether the offset current-resistance characteristic function is converted to the initial current-resistance characteristic function

S54‧‧‧決定是否對修復後的記憶胞進行另一次重寫入步驟 S54‧‧‧Determine whether to perform another rewrite step on the repaired memory cell

S55‧‧‧將另一個應力電流施加於記憶胞的相變化記憶材料上,使相變化記憶材料的初始電流-電阻特性函數再轉換為偏移電流-電阻特性函數 S55‧‧‧ applies another stress current to the phase change memory material of the memory cell, and converts the initial current-resistance characteristic function of the phase change memory material into the offset current-resistance characteristic function.

S61‧‧‧提供一個相變化記憶體元件,使其至少包含一個具有相變化記憶材料的記憶胞,且此相變化記憶材料具有偏移電流-電阻特性函數 S61‧‧‧ provides a phase change memory component that contains at least one memory cell with phase change memory material, and this phase change memory material has an offset current-resistance characteristic function

S62‧‧‧對相變化記憶材料施加一回復電流 S62‧‧‧ Apply a return current to the phase change memory material

S63‧‧‧進行偵測步驟,以確認偏移電流-電阻特性函數是否轉換為初始電流-電阻特性函數 S63‧‧‧Check the step to confirm whether the offset current-resistance characteristic function is converted to the initial current-resistance characteristic function

S64‧‧‧決定是否對修復後的記憶胞進行另一次重寫入步驟 S64‧‧‧Determine whether to perform another rewrite step on the repaired memory cell

S65‧‧‧再將一應力電流施加於記憶胞200的相變化記憶材料上,使相變化記憶材料的初始電流-電阻特性函數再轉換為偏移電流-電阻特性函數 S65‧‧‧ applies a stress current to the phase change memory material of the memory cell 200, and converts the initial current-resistance characteristic function of the phase change memory material into an offset current-resistance characteristic function.

71‧‧‧提供具有複數個記憶胞的相變化記憶體元件 71‧‧‧ Providing phase change memory components with a plurality of memory cells

72‧‧‧使至少一個記憶胞之相變化記憶材料具有偏移電流-電阻 特性函數 72‧‧‧Make at least one phase change memory material of memory cells with offset current-resistance Characteristic function

73‧‧‧設定具有偏移電流-電阻特性函數的記憶胞為第一狀態 73‧‧‧Set the memory cell with the offset current-resistance characteristic function as the first state

74‧‧‧對至少一個具有第一狀態的記憶胞施加一回復應力,使記憶胞的該偏移電流-電阻特性函數轉換為初始電流-電阻特性函數 74‧‧‧ Applying a restoring stress to at least one memory cell having the first state, thereby converting the offset current-resistance characteristic function of the memory cell into an initial current-resistance characteristic function

705‧‧‧將具有初始電流-電阻特性函數的記憶胞設定為第二狀態 705‧‧‧Set the memory cell with the initial current-resistance characteristic function to the second state

706‧‧‧藉由第一狀態及第二狀態,在記憶體胞元中讀取資料 706‧‧‧ Reading data in memory cells by first state and second state

R1‧‧‧低電阻狀態的最高電阻 R1‧‧‧highest resistance in low resistance state

R2‧‧‧高電阻狀態的最低電阻 R2‧‧‧lowest resistance in high resistance state

為了對本發明之上述實施例及其他目的、特徵和優點能更明顯易懂,特舉數個較佳實施例,並配合所附圖式,作詳細說明如下:第1圖係根據習知技術繪示相變化記憶體中具有兩種電阻狀態之記憶胞的數量分佈圖;第2圖係根據本發明的一實施例繪示相變化記憶體元件記憶體陣列中記憶胞的結構剖面示意圖;第3圖係根據本發明的一實施例繪示記憶胞中相變化材料的 電流-電阻關係圖;第4圖係根據本發明的一實施例所繪示之相變化記憶體元件的簡化電路方塊圖;第5圖係根據本發明的一實施例繪示一種修復相變化記憶體元件之記憶胞中相變化記憶材料的方法流程圖;第6圖係根據本發明的另一實施例繪示一種修復相變化記憶體元件之記憶胞中相變化記憶材料的方法流程圖;以及第7圖係根據本發明的一實施例所繪示之相變化記憶體元件的操作方法。 The above-described embodiments and other objects, features and advantages of the present invention will become more apparent and understood. A diagram showing the number distribution of memory cells having two resistance states in a phase change memory; and FIG. 2 is a schematic cross-sectional view showing the structure of a memory cell in a memory matrix of a phase change memory device according to an embodiment of the present invention; The figure shows a phase change material in a memory cell according to an embodiment of the invention. A current-resistance relationship diagram; FIG. 4 is a simplified circuit block diagram of a phase change memory component according to an embodiment of the invention; and FIG. 5 is a diagram showing a repair phase change memory according to an embodiment of the invention. A flow chart of a method for changing a phase change memory material in a memory cell of a body element; and a sixth flow chart showing a method for repairing a phase change memory material in a memory cell of a phase change memory element according to another embodiment of the present invention; Figure 7 is a diagram showing the operation of a phase change memory device in accordance with an embodiment of the present invention.

本發明提供一種相變化記憶體元件的修復方法及其應用,可解決習知相變化記憶材料老化的問題。為了對本發明之上述實施例及其他目的、特徵和優點能更明顯易懂,下文特舉數立體記憶體元件及其製作方法作為較佳實施例,並配合所附圖式作詳細說明。 The invention provides a method for repairing a phase change memory component and an application thereof, which can solve the problem of aging of a phase change memory material. The above-described embodiments and other objects, features and advantages of the present invention will become more apparent and understood.

但必須注意的是,這些特定的實施案例與方法,並非用以限定本發明。本發明仍可採用其他特徵、元件、方法及參數來加以實施。較佳實施例的提出,僅係用以例示本發明的技術特徵,並非用以限定本發明的申請專利範圍。該技術領域中具有通常知識者,將可根據以下說明書的描述,在不脫離本發明的精神範圍內,作均等的修飾與變化。在不同實施例與圖式之中,相同的元件,將以相同的元件符號加以表示。 However, it must be noted that these specific embodiments and methods are not intended to limit the invention. The invention may be practiced with other features, elements, methods and parameters. The preferred embodiments are merely illustrative of the technical features of the present invention and are not intended to limit the scope of the invention. Equivalent modifications and variations will be made without departing from the spirit and scope of the invention. In the different embodiments and the drawings, the same elements will be denoted by the same reference numerals.

請參照第2圖,第2圖係根據本發明的一實施例繪示相變化記憶體元件之記憶胞200的結構剖面示意圖。在本發明的一些實施例之中,一個相變化記憶體元件可以包含覆數個(例如,上百萬個)記憶胞200。記憶胞200包括一底電極201、一介電層202、一記憶層203及一頂電極204。其中,底電極201延伸通過介電層202;記憶層203包含相變化材料;頂電極204位於記憶層203之上。在本實施例之中,底電極201與存取裝置(未繪示)的一終端耦接,而此頂電極204則可以與一位元線耦接或可作為位元線的一部分。 Referring to FIG. 2, FIG. 2 is a cross-sectional view showing the structure of a memory cell 200 of a phase change memory device according to an embodiment of the invention. In some embodiments of the invention, a phase change memory component can include a plurality of (eg, millions) of memory cells 200. The memory cell 200 includes a bottom electrode 201, a dielectric layer 202, a memory layer 203, and a top electrode 204. The bottom electrode 201 extends through the dielectric layer 202; the memory layer 203 includes a phase change material; and the top electrode 204 is located above the memory layer 203. In the present embodiment, the bottom electrode 201 is coupled to a terminal of an access device (not shown), and the top electrode 204 can be coupled to a bit line or can be a part of a bit line.

構成底電極201和頂電極204的材質可以包含,例如氮化鈦(TiN)或氮化鉭(TaN)。替代地也可以包含鎢(W)、氮化鎢(WN)、氮化鈦鋁(AlTiN)、或是氮化鉭鋁(AlTaN),或是包含一個或多個元素摻質,此一或多個元素摻質係選自於由矽(Si)、碳(C)、鍺(Ge)、鉻(Cr)、鈦(Ti)、鎢、鉬(Mo)、鋁(Al)、鉭(Ta)、銅(Cu)、鉑(Pt)、銥(Ir)、鑭(La)、鎳(Ni)、氮(N)、氧(O)、釕(Ru)以及其組合所構成的一族群。 The material constituting the bottom electrode 201 and the top electrode 204 may include, for example, titanium nitride (TiN) or tantalum nitride (TaN). Alternatively, it may also comprise tungsten (W), tungsten nitride (WN), titanium aluminum nitride (AlTiN), or aluminum tantalum nitride (AlTaN), or one or more elemental dopants, one or more The elemental dopant is selected from the group consisting of bismuth (Si), carbon (C), germanium (Ge), chromium (Cr), titanium (Ti), tungsten, molybdenum (Mo), aluminum (Al), tantalum (Ta). A group of copper (Cu), platinum (Pt), iridium (Ir), lanthanum (La), nickel (Ni), nitrogen (N), oxygen (O), ruthenium (Ru), and combinations thereof.

構成記憶層203的基本相變化材料包括鍺銻碲(Ge2Sb2Te5)。在本發明的一些實施例中,可以在基本相變化材料摻雜添加物,例如二氧化矽,而在沿著底電極201和頂電極204之間的電極間電流路徑形成添加物濃度輪廓(additive concentration profile),進而定義出一個由摻雜的相變化材料所構成的主動區域203a。 The basic phase change material constituting the memory layer 203 includes germanium (Ge 2 Sb 2 Te 5 ). In some embodiments of the invention, an additive may be doped in the substantially phase change material, such as ruthenium dioxide, while an additive concentration profile is formed along the interelectrode current path between the bottom electrode 201 and the top electrode 204. The concentration profile), in turn, defines an active region 203a comprised of doped phase change material.

在本發明的一些實施例之中,主動區域203a的相變化材料具有初始的電子特性。例如,當對主動區域203a中的相變化材料施加一組偵測脈衝電流,可偵測到流經主動區域203a的電流-電阻關係。請參照第3圖,第3圖係根據本發明的一實施例繪示記憶胞中相變化材料的電流-電阻關係圖。其中摻雜的相變化材料的電流-電阻可以構成一函數圖形,以下簡稱初始電流-電阻特性函數301。 In some embodiments of the invention, the phase change material of active region 203a has an initial electronic characteristic. For example, when a set of detected pulse currents is applied to the phase change material in the active region 203a, a current-resistance relationship flowing through the active region 203a can be detected. Referring to FIG. 3, FIG. 3 is a diagram showing a current-resistance relationship of a phase change material in a memory cell according to an embodiment of the invention. The current-resistance of the doped phase change material may constitute a functional pattern, hereinafter referred to as the initial current-resistance characteristic function 301.

請參照第4圖,第4圖係根據本發明的一實施例繪示包括複數個上述記憶體胞200之相變化記憶體元件1010的簡化電路方塊圖。在本發明的一些實施例中,相變化記憶體元件1010包括記憶體陣列1012、字元線解碼器1014、複數條字元線1016、位元線(行)解碼器1018、複數條位元線1020、匯流排1022以及感應電路與資料輸入結構1024。其中,字元線1016沿著記憶體陣列1012中的列(rows)排列,字元線解碼器1014經由字元線1016耦合至記憶體陣列1012。位元線1020沿著記憶體陣列1012中的行(columns)排列,且位元線(行)解碼器1018經由位元線1020與記憶體陣列1012電性連接,藉以讀取、設置和重置此陣列1012中的相變化記憶胞(未繪示)。位址經由匯流排1022被供應到字元線解碼器1014以及位元線解碼器1018。感應電路與資料輸入結構1024係透過資料匯流排1026耦接至位元線解碼器1018。從相變化記憶體元件1010的輸入/輸出埠、或從相變化記憶體元件1010內部或外部的其它電路1030所提供的資料,經由 資料輸入線1028被輸入到感應電路與資料輸入結構1024之中。從感應電路與資料輸入結構1024輸出的資料,經由資料輸出線1032被提供至相變化記憶體元件1010外部的其它資料目的地。控制器1034可藉由使用一狀態機來控制從偏壓電路1036中電壓和電流源所提供的應用電壓和電流,以應用於相變化記憶體陣列的偏壓配置。另外,其他電路1030,例如一般應用電路模組(general purpose processor application circuitry)、特定應用電路模組(special purpose application circuitry)或二者的組合,也可以包於相變化記憶體元件1010之中。 Referring to FIG. 4, FIG. 4 is a simplified circuit block diagram of a phase change memory component 1010 including a plurality of memory cells 200 in accordance with an embodiment of the present invention. In some embodiments of the invention, the phase change memory component 1010 includes a memory array 1012, a word line decoder 1014, a plurality of word line lines 1016, a bit line (row) decoder 1018, and a plurality of bit lines. 1020, bus bar 1022, and sensing circuit and data input structure 1024. Wherein, word line 1016 is arranged along rows in memory array 1012, and word line decoder 1014 is coupled to memory array 1012 via word line 1016. The bit lines 1020 are arranged along the columns in the memory array 1012, and the bit line (row) decoder 1018 is electrically connected to the memory array 1012 via the bit lines 1020 for reading, setting, and resetting. Phase change memory cells (not shown) in this array 1012. The address is supplied to the word line decoder 1014 and the bit line decoder 1018 via the bus 1022. The sensing circuit and data input structure 1024 are coupled to the bit line decoder 1018 via the data bus 1026. The information provided from the input/output port of the phase change memory element 1010, or from other circuits 1030 internal or external to the phase change memory element 1010, via Data input line 1028 is input to the sensing circuit and data input structure 1024. The data output from the sensing circuit and data input structure 1024 is provided to other data destinations external to the phase change memory component 1010 via the data output line 1032. Controller 1034 can be applied to the bias configuration of the phase change memory array by using a state machine to control the applied voltage and current supplied from the voltage and current sources in bias circuit 1036. In addition, other circuits 1030, such as general purpose processor application circuitry, special purpose application circuitry, or a combination of the two, may also be included in phase change memory component 1010.

相變化記憶體元件的記憶胞200在經歷多次重置及/或設置操作後,相變化記憶材料會因為讀取、重置及/或設置操作的次數或電流密度、或是因為相變化記憶材料所暴露的環境因素(例如溫度或熱應力)而產生電子特性的老化現象。而在本發明的一些實施例之中,電子特性的老化現象包括,初始電流-電阻特性函數301出現平移的現象。在本實施例中,初始電流-電阻特性函數301的平移現象可藉由對記憶胞200活動區域203a中的相變化材料施加一組偵測脈衝來進行量測。 The memory cell 200 of the phase change memory component undergoes multiple resets and/or setup operations, the phase change memory material may be read, reset, and/or set by the number of times or current density, or because of phase change memory. The environmental factors (such as temperature or thermal stress) exposed by the material cause aging of electronic properties. In some embodiments of the invention, the aging phenomenon of the electronic characteristics includes a phenomenon in which the initial current-resistance characteristic function 301 is shifted. In the present embodiment, the translational phenomenon of the initial current-resistance characteristic function 301 can be measured by applying a set of detection pulses to the phase change material in the active region 203a of the memory cell 200.

例如,請再參照第3圖,當記憶胞200的相變化記憶材料出現電子特性的老化現象時,相變化材料的初始電流-電阻特性函數301會轉變成偏移電流-電阻特性函數302。其中,偏移電流-電阻特性函數302實質為初始電流-電阻特性函數301的平移函數。換句話說,初始電流-電阻特性函數301和偏移電流-電 阻特性函數302二者的函數圖形實質不變,差別僅在於函數圖形的座標發生相對的改變,使偏移電流-電阻特性函數302的函數圖形產生橫向位移(如箭號303所繪示)。 For example, referring again to FIG. 3, when the phase change memory material of the memory cell 200 exhibits an aging phenomenon of electronic characteristics, the initial current-resistance characteristic function 301 of the phase change material is converted into an offset current-resistance characteristic function 302. The offset current-resistance characteristic function 302 is substantially a translation function of the initial current-resistance characteristic function 301. In other words, the initial current-resistance characteristic function 301 and the offset current-electricity The function graph of the resistance characteristic function 302 is substantially unchanged, the only difference is that the coordinates of the function pattern are relatively changed, and the function pattern of the offset current-resistance characteristic function 302 is laterally displaced (as indicated by arrow 303).

為了改善記憶胞200中相變化記憶材料的老化現象,本發明的一些實施例提供了下述相變化記憶體元件的修復方法。請參照第5圖,第5圖係根據本發明的一實施例繪示一種相變化記憶體元件之修復方法的流程圖。相變化記憶體元件的修復方法包括下述步驟:首先提供一相變化記憶體元件,使其包含至一個少具有相變化記憶材料的記憶胞200,且此相變化記憶材料具有偏移電流-電阻特性函數302(如步驟S51所繪示)。 In order to improve the aging phenomenon of the phase change memory material in the memory cell 200, some embodiments of the present invention provide a method of repairing the phase change memory element described below. Referring to FIG. 5, FIG. 5 is a flow chart showing a method for repairing a phase change memory element according to an embodiment of the invention. The method for repairing a phase change memory component includes the steps of first providing a phase change memory component to be incorporated into a memory cell 200 having a phase change memory material having an offset current-resistance The characteristic function 302 (as shown in step S51).

如前所述,提供具有偏移電流-電阻特性函數302之相變化記憶材料之記憶胞200的步驟,包括進行設置(set)操作、重置(reset)操作或上述操作之任意組合,將一應力電流(stress current)施加於記憶胞200的相變化記憶材料上,使相變化記憶材料的初始電流-電阻特性函數301轉換為偏移電流-電阻特性函數302。另外,操作環境對相變化記憶材料施加的其他電能、熱應力、機械應力或上述之任意組合,也會使相變化記憶材料的初始電流-電阻特性函數301轉換為偏移電流-電阻特性函數302。 As previously described, the step of providing a memory cell 200 having a phase change memory material that offsets the current-resistance characteristic function 302 includes performing a set operation, a reset operation, or any combination of the above, one A stress current is applied to the phase change memory material of the memory cell 200 to convert the initial current-resistance characteristic function 301 of the phase change memory material into an offset current-resistance characteristic function 302. Additionally, other electrical, thermal, or mechanical stresses applied to the phase change memory material by the operating environment, or any combination thereof, may also cause the initial current-resistance characteristic function 301 of the phase change memory material to be converted to an offset current-resistance characteristic function 302. .

接著,對相變化記憶材料施加一回復應力,使相變化記憶材料的偏移電流-電阻特性函數302轉換為初始電流-電阻特性函數301。在本發明的一些實施例之中,對相變化記憶材料施加回復應力的步驟包括:對相變化記憶材料進行一烘烤製程促 使相變化記憶材料的偏移電流-電阻特性函數302轉換為初始電流-電阻特性函數301(如步驟S52所繪示)。在本實施例中,烘烤製程的烘烤溫度,實質介於300℃至400℃之間;且烘烤時間實質介於1分鐘(minute)至30分鐘之間。 Next, a return stress is applied to the phase change memory material to convert the offset current-resistance characteristic function 302 of the phase change memory material into an initial current-resistance characteristic function 301. In some embodiments of the invention, the step of applying a restoring stress to the phase change memory material comprises: performing a baking process on the phase change memory material The offset current-resistance characteristic function 302 of the phase change memory material is converted to an initial current-resistance characteristic function 301 (as depicted in step S52). In this embodiment, the baking temperature of the baking process is substantially between 300 ° C and 400 ° C; and the baking time is substantially between 1 minute and 30 minutes.

然後,進行偵測步驟,以確認偏移電流-電阻特性函數302是否轉換為初始電流-電阻特性函數301(如步驟S53所繪示)。若偏移電流-電阻特性函數302未轉換為初始電流-電阻特性函數301,則返回步驟S52再對相變化記憶材料進行另一次烘烤製程,或同時增加烘烤溫度或烘烤時間。若偏移電流-電阻特性函數302已轉換為初始電流-電阻特性函數301,則可決定是否再對修復後的記憶胞200進行另一次重寫入(rewriting)步驟(如步驟S54所繪示)。若要進行初始電流-電阻特性函數的重寫入步驟,則可將另一個應力電流施加於記憶胞200的相變化記憶材料上,使第3圖所繪示的相變化記憶材料之初始電流-電阻特性函數302再轉換為偏移電流-電阻特性函數302(如步驟S55所繪示)。若不進行初始電流-電阻特性函數的重寫入步驟,則完成相變化記憶材料的修復操作。 Then, a detecting step is performed to confirm whether the offset current-resistance characteristic function 302 is converted to the initial current-resistance characteristic function 301 (as shown in step S53). If the offset current-resistance characteristic function 302 is not converted to the initial current-resistance characteristic function 301, then return to step S52 to perform another baking process on the phase change memory material, or simultaneously increase the baking temperature or baking time. If the offset current-resistance characteristic function 302 has been converted to the initial current-resistance characteristic function 301, it may be decided whether to perform another rewriting step on the repaired memory cell 200 (as shown in step S54). . To perform the rewriting step of the initial current-resistance characteristic function, another stress current can be applied to the phase change memory material of the memory cell 200, so that the initial current of the phase change memory material depicted in FIG. 3 - The resistance characteristic function 302 is then converted to an offset current-resistance characteristic function 302 (as depicted in step S55). If the rewriting step of the initial current-resistance characteristic function is not performed, the repair operation of the phase change memory material is completed.

請參照第6圖,第6圖係根據本發明的另一實施例繪示一種相變化記憶體元件之修復方法的流程圖。相變化記憶體元件的修復方法包括下述步驟:首先提供一個相變化記憶體元件,使其至少具有一個包含記憶材料的記憶胞200,且此相變化記憶材料具有偏移電流-電阻特性函數302(如步驟S61所繪示)。 Please refer to FIG. 6. FIG. 6 is a flow chart showing a method for repairing a phase change memory element according to another embodiment of the present invention. The method of repairing a phase change memory component includes the steps of first providing a phase change memory component having at least one memory cell 200 comprising a memory material, and the phase change memory material has an offset current-resistance characteristic function 302. (as shown in step S61).

在本發明的一些實施例之中,提供具有偏移電流-電阻特性函數302之相變化記憶材料之記憶胞200的步驟,包括對記憶胞200進行設置操作、重置操作或上述操作之任意組合,將一應力電流施加於記憶胞200的相變化記憶材料上,藉以使相變化記憶材料的初始電流-電阻特性函數301轉換為偏移電流-電阻特性函數302。其中,此應力電流具有一個上限值以及一個下限值。在本發明的一較佳實施例之中,應力電流的大小實質介於200微安培(μA)至500微安培之間。 In some embodiments of the invention, the step of providing a memory cell 200 having a phase change memory material that offsets the current-resistance characteristic function 302 includes performing a set operation, a reset operation, or any combination of the above operations on the memory cell 200. A stress current is applied to the phase change memory material of the memory cell 200 to convert the initial current-resistance characteristic function 301 of the phase change memory material into an offset current-resistance characteristic function 302. Wherein, the stress current has an upper limit value and a lower limit value. In a preferred embodiment of the invention, the magnitude of the stress current is substantially between 200 microamperes (μA) and 500 microamperes.

接著,對相變化記憶材料施加一回復應力,使相變化記憶材料的偏移電流-電阻特性函數轉換為初始電流-電阻特性函數。在本發明的一些實施例之中,對相變化記憶材料施加回復應力的步驟包括:對相變化記憶材料施加一回復電流,促使相變化記憶材料的偏移電流-電阻特性函數302轉換為初始電流-電阻特性函數301(如步驟S62所繪示)。在本發明的一些實施例中,回復電流的大小實質介於1微安培至100微安培之間。在本實施例中,回復電流較佳係實質介於前述應力電流之上限值的二分之一與應力電流之下限值的五分之一之間(即實質介於250微安培至40微安培之間)。 Next, a restoring stress is applied to the phase change memory material to convert the offset current-resistance characteristic function of the phase change memory material into an initial current-resistance characteristic function. In some embodiments of the invention, the step of applying a restoring stress to the phase change memory material includes applying a return current to the phase change memory material to cause the offset current-resistance characteristic function 302 of the phase change memory material to be converted to an initial current a resistance characteristic function 301 (as depicted in step S62). In some embodiments of the invention, the magnitude of the recovery current is substantially between 1 microamperes and 100 microamperes. In this embodiment, the recovery current is preferably substantially between one-half of the upper limit of the stress current and one-fifth of the lower limit of the stress current (ie, substantially between 250 microamperes and 40 degrees). Between micro amps).

然後,進行偵測步驟,以確認偏移電流-電阻特性函數是否轉換為初始電流-電阻特性函數(如步驟S63所繪示)。若偏移電流-電阻特性函數302未轉換為初始電流-電阻特性函數301,則返回步驟S62再對相變化記憶材料施加另一回復電流, 或同時提高回復電流的電流密度。若偏移電流-電阻特性函數302已轉換為初始電流-電阻特性函數301,則可決定是否再對修復後的記憶胞200進行另一次重寫入步驟(如步驟S64所繪示)。若要進行初始電流-電阻特性函數的重寫入步驟,則可再將一應力電流施加於記憶胞200的相變化記憶材料上,使第3圖所繪示的相變化記憶材料之初始電流-電阻特性函數302再轉換為偏移電流-電阻特性函數302(如步驟S65所繪示)。若不進行初始電流-電阻特性函數的重寫入步驟,則完成相變化記憶材料的修復操作。 Then, a detecting step is performed to confirm whether the offset current-resistance characteristic function is converted into an initial current-resistance characteristic function (as shown in step S63). If the offset current-resistance characteristic function 302 is not converted to the initial current-resistance characteristic function 301, returning to step S62 and applying another return current to the phase change memory material, Or at the same time increase the current density of the recovery current. If the offset current-resistance characteristic function 302 has been converted to the initial current-resistance characteristic function 301, it may be decided whether to perform another re-writing step on the repaired memory cell 200 (as shown in step S64). To perform the rewriting step of the initial current-resistance characteristic function, a stress current can be applied to the phase change memory material of the memory cell 200, so that the initial current of the phase change memory material depicted in FIG. 3 is The resistance characteristic function 302 is then converted to an offset current-resistance characteristic function 302 (as depicted in step S65). If the rewriting step of the initial current-resistance characteristic function is not performed, the repair operation of the phase change memory material is completed.

由於,記憶胞200之相變化記憶體材料電流-電阻的特性函數具有可由初始狀態轉換為偏離狀態,再由初始狀態轉換為偏離狀態的可回復特性。因此,可提供記憶胞200另一種有別於第1圖所繪示(藉由高電阻狀態102或低電阻狀態100進行資料的寫入、重寫入與讀取)的資料存取方式。 Since the phase-change memory device current-resistance characteristic function of the memory cell 200 has a recoverable characteristic that can be converted from the initial state to the off-state and then from the initial state to the off-state. Therefore, another method of accessing the memory cell 200 different from that shown in FIG. 1 (writing, rewriting, and reading of data by the high resistance state 102 or the low resistance state 100) can be provided.

請參照第7圖,第7圖係根據本發明的一實施例所繪示之相變化記憶體元件的操作方法。其中相變化記憶體元件1010的操作包括下述步驟:首先,提供具有複數個記憶胞200的相變化記憶體元件(如步驟71所繪示),其中每一個記憶胞具有相變化記憶材料。接著,使至少一個記憶胞200之相變化記憶材料具有偏移電流-電阻特性函數302(如步驟702所繪示),並設定具有偏移電流-電阻特性函數301的記憶胞為第一狀態(如步驟703所繪示)。然後,對至少一個具有第一狀態的記憶胞施加一回復應力,使記憶胞200的該偏移電流-電阻特性函數302轉換為初始電 流-電阻特性函數301(如步驟74所繪示);其中,偏移電流-電阻特性函數302實質為電流-電阻特性函數302的平移函數。並將具有初始電流-電阻特性函數301的記憶胞200設定為第二狀態(如步驟75所繪示)。再藉由第一狀態及第二狀態,在這些記憶體胞元200中讀取資料(如步驟76所繪示)。由於,記憶胞200之電流-電阻特性函數的設定與轉換已詳述於前述實施例中,故不在此贅述。 Please refer to FIG. 7. FIG. 7 is a diagram showing a method of operating a phase change memory device according to an embodiment of the invention. The operation of the phase change memory component 1010 includes the steps of first providing a phase change memory component having a plurality of memory cells 200 (as depicted in step 71), wherein each memory cell has a phase change memory material. Next, the phase change memory material of the at least one memory cell 200 is provided with an offset current-resistance characteristic function 302 (as shown in step 702), and the memory cell having the offset current-resistance characteristic function 301 is set to the first state ( As shown in step 703). Then, applying a restoring stress to at least one memory cell having the first state, causing the offset current-resistance characteristic function 302 of the memory cell 200 to be converted into an initial power The current-resistance characteristic function 301 (as depicted in step 74); wherein the offset current-resistance characteristic function 302 is substantially a translational function of the current-resistance characteristic function 302. The memory cell 200 having the initial current-resistance characteristic function 301 is set to the second state (as shown in step 75). Data is also read in these memory cells 200 by the first state and the second state (as shown in step 76). Since the setting and conversion of the current-resistance characteristic function of the memory cell 200 has been described in detail in the foregoing embodiments, it will not be described herein.

在本實施例之中,可將受到電能、熱應力、機械應力或上述之任意組合影響,而具有偏移電流-電阻特性函數302的記憶胞200設定為第一狀態;並將未受電能、熱應力、機械應力或上述之任意組合影響,或經過前述相變化記憶材料修復方法處理後具有初始電流-電阻特性函數的記憶胞200設定為第二狀態。使第4圖所繪示的相變化記憶體元件1010可藉由第一狀態及第二狀態,來對記憶體陣列1012中的這些記憶胞200進行資料讀取。 In this embodiment, the memory cell 200 having the offset current-resistance characteristic function 302 can be set to the first state, which is affected by electrical energy, thermal stress, mechanical stress, or any combination thereof, and will be uncharged, The memory cell 200 having an initial current-resistance characteristic function after being subjected to thermal stress, mechanical stress, or any combination thereof, or subjected to the aforementioned phase change memory material repairing method, is set to the second state. The phase change memory element 1010 illustrated in FIG. 4 can perform data reading on the memory cells 200 in the memory array 1012 by the first state and the second state.

另外值得注意的是,在本發明的另外一些實施例中,相變化記憶體元件1010的操作方法更包括,對至少一個具有第二狀態的記憶胞200進行一重寫入步驟(如步驟77所繪示),將具有第二狀態之記憶胞200的初始電流-電阻特性函數302轉換為一重寫入電流-電阻特性函數(未繪示),並將具有重寫入電流-電阻特性函數的記憶胞200設定為一第三狀態(如步驟78所繪示),以提供相變化記憶體元件1010進行讀取。其中重寫入電流- 電阻特性函數實質上也為初始電流-電阻特性函數301的平移函數。例如,重寫入電流-電阻特性函數可以是第3圖所繪示之複數條偏移電流-電阻特性函數302其中之一者。 It is also noted that, in still other embodiments of the present invention, the method of operating the phase change memory component 1010 further includes performing a rewrite step on at least one memory cell 200 having the second state (as depicted in step 77). The initial current-resistance characteristic function 302 of the memory cell 200 having the second state is converted into a rewriting current-resistance characteristic function (not shown), and the memory cell having a function of rewriting current-resistance characteristics is shown. 200 is set to a third state (as depicted in step 78) to provide phase change memory component 1010 for reading. Where rewrite current - The resistance characteristic function is also essentially a translation function of the initial current-resistance characteristic function 301. For example, the rewrite current-resistance characteristic function can be one of a plurality of offset current-resistance characteristic functions 302 as depicted in FIG.

根據上述實施例,本發明是在提供一種相變化記憶體元件的修復方法,藉由對記憶胞的相變化記憶材料施加回復應力,使(因為重置及/或設置操作的次數、在陣列中的結構、材料之變動、製程條件或所暴露的環境溫度因素)老化的相變化記憶體材料特性,例如相變化記憶體材料的電流-電阻特性函數,由偏移的狀態回復到一開始的初始狀態。以解決習知技術因記憶胞的相變化記憶材料老化所導致的操作電流增加,甚至產生瑕疵記憶胞的問題。 According to the above embodiment, the present invention provides a method for repairing a phase change memory element by applying a restoring stress to a phase change memory material of a memory cell (because of the number of reset and/or set operations, in the array) Structure, material variation, process conditions, or exposed ambient temperature factors) aging phase change memory material properties, such as the current-resistance characteristic function of the phase change memory material, from the offset state to the initial initial status. In order to solve the problem of the increase of the operating current caused by the aging of the memory material due to the phase change of the memory cell, the problem of the memory cell is even generated.

另外,利用相變化記憶體材料之偏移電流-電阻特性函數和初始電流-電阻特性函數二者之間的可回復性,來提供記憶胞另一種資料存取的方式。藉以在不改變相變化記憶體元件的結構,大幅提升資料的儲存密度。 In addition, the recoverability between the offset current-resistance characteristic function of the phase change memory material and the initial current-resistance characteristic function is utilized to provide a way for the memory cell to access another data. Therefore, the storage density of the data is greatly increased without changing the structure of the phase change memory element.

雖然本發明已以較佳實施例揭露如上,然其並非用以限定本發明。本發明所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾。因此,本發明之保護範圍當視後附之申請專利範圍所界定者為準。 While the invention has been described above in the preferred embodiments, it is not intended to limit the invention. A person skilled in the art can make various changes and modifications without departing from the spirit and scope of the invention. Therefore, the scope of the invention is defined by the scope of the appended claims.

S51‧‧‧提供一個相變化記憶體元件,使其至少包含一個具有相變化記憶材料的記憶胞,且此相變化記憶材料具有偏移電流-電阻特性函數 S51‧‧‧ provides a phase change memory component that contains at least one memory cell with phase change memory material, and this phase change memory material has an offset current-resistance characteristic function

S52‧‧‧對相變化記憶材料進行烘烤製程 S52‧‧‧Bake process of phase change memory materials

S53‧‧‧進行偵測步驟,以確認偏移電流-電阻特性函數是否轉換為初始電流-電阻特性函數 S53‧‧‧Check the step to confirm whether the offset current-resistance characteristic function is converted to the initial current-resistance characteristic function

S54‧‧‧決定是否對修復後的記憶胞進行另一次重寫入步驟 S54‧‧‧Determine whether to perform another rewrite step on the repaired memory cell

S55‧‧‧將一應力電流施加於記憶胞的相變化記憶材料上,使相變化記憶材料的初始電流-電阻特性函數再轉換為偏移電流-電阻特性函數 S55‧‧‧ applies a stress current to the phase change memory material of the memory cell, and converts the initial current-resistance characteristic function of the phase change memory material into an offset current-resistance characteristic function.

Claims (8)

一種相變化記憶體元件的修復方法,包括:提供至少一記憶胞,使該記憶胞包含具有一初始(initial)電流-電阻特性函數的一相變化記憶材料;進行複數次操作步驟,包括對該記憶胞進行一設置(set)、一重置(reset)或上述之任意組合,將一應力電流(stress current)施加於該相變化記憶材料,使該相變化記憶材料的該初始電流-電阻特性函數轉換為一偏移(shift)電流-電阻特性函數;對該相變化記憶材料施加一回復應力(healing stress),包括對該相變化記憶材料施加一回復電流,使該相變化記憶材料的該偏移電流-電阻特性函數轉換為該初始電流-電阻特性函數;其中,該應力電流具有一上限值以及一下限值,該回復電流實質介於之二分之一該上限值與五分之一該下限值之間;該應力電流實質介於200微安培(μA)至500微安培之間;該偏移電流-電阻特性函數實質為該電流-電阻特性函數的一平移函數(translation of function)。 A method of repairing a phase change memory component, comprising: providing at least one memory cell, the memory cell comprising a phase change memory material having an initial current-resistance characteristic function; performing a plurality of operation steps, including The memory cell is subjected to a set, a reset, or any combination thereof, and a stress current is applied to the phase change memory material to cause the initial current-resistance characteristic of the phase change memory material. The function converts to a shift current-resistance characteristic function; applying a healing stress to the phase change memory material, including applying a return current to the phase change memory material, causing the phase to change the memory material The offset current-resistance characteristic function is converted into the initial current-resistance characteristic function; wherein the stress current has an upper limit value and a lower limit value, and the return current is substantially one-half of the upper limit value and five points One of the lower limit values; the stress current is substantially between 200 microamperes (μA) and 500 microamperes; the offset current-resistance characteristic function is substantially the current-electricity A translation function characteristic function (translation of function). 如申請專利範圍第1項所述之相變化記憶體元件的修復方法,其中對該相變化記憶材料施加該回復應力的步驟包括:對該相變化記憶材料進行一烘烤製程,其中該烘烤製程具有實質介於300℃至400℃之間的一烘烤溫度,以及實質介於1分鐘(minute)至30分鐘之間的一烘烤時間。 The method for repairing a phase change memory element according to claim 1, wherein the step of applying the return stress to the phase change memory material comprises: performing a baking process on the phase change memory material, wherein the baking The process has a baking temperature substantially between 300 ° C and 400 ° C, and a baking time substantially between 1 minute and 30 minutes. 如申請專利範圍第1項所述之相變化記憶體元件的修復方法,其中該些操作步驟更包括:對該相變化記憶材料施加一電能、一熱應力、一機械應力或上述之任意組合,使該相變化記憶材料的該初始電流-電阻特性函數轉換為該偏移電流-電阻特性函數;且該相變化記憶體元件的修復方法更包括一重寫入(rewriting)步驟,使該相變化記憶材料的該初始電流-電阻特性函數轉換為一重寫入電流-電阻特性函數。 The method for repairing phase change memory components according to claim 1, wherein the operating steps further comprise: applying an electrical energy, a thermal stress, a mechanical stress, or any combination thereof to the phase change memory material, Converting the initial current-resistance characteristic function of the phase change memory material into the offset current-resistance characteristic function; and the repair method of the phase change memory element further comprises a rewriting step to make the phase change memory The initial current-resistance characteristic function of the material is converted to a re-write current-resistance characteristic function. 如申請專利範圍第1項所述之相變化記憶體元件的修復方法,對該相變化記憶材料施加該回復應力之後更包括:進行一偵測步驟,以確認該偏移電流-電阻特性函數是否轉換為該初始電流-電阻特性函數;以及若該偏移電流-電阻特性函數未轉換為該初始電流-電阻特性函數,則再對該相變化記憶材料施加該回復應力;該偵測步驟包括對該相變化記憶材料施加一偵測脈衝。 The method for repairing a phase change memory device according to claim 1, wherein applying the return stress to the phase change memory material further comprises: performing a detecting step to confirm whether the offset current-resistance characteristic function is Converting to the initial current-resistance characteristic function; and if the offset current-resistance characteristic function is not converted to the initial current-resistance characteristic function, applying the return stress to the phase change memory material; the detecting step includes The phase change memory material applies a detection pulse. 一種相變化記憶體元件的操作方法,包括:提供具有複數個記憶胞的一相變化記憶體元件,其中每一該些記憶胞包含具有一初始電流-電阻特性函數的一相變化記憶材料;對該記憶胞進行一設置(set)、一重置(reset)或上述之任意組 合,將一應力電流(stress current)施加於該相變化記憶材料,使該些記憶胞至少一者的該相變化記憶材料的該初始電流-電阻特性函數轉換為一偏移電流-電阻特性函數;將該具有該偏移電流-電阻特性函數的該記憶胞設定為一第一狀態;對至少一具有該第一狀態的該記憶胞施加一回復應力,包括對該相變化記憶材料施加一回復電流,使該記憶材料的該偏移電流-電阻特性函數轉換為一初始電流-電阻特性函數;其中,該應力電流具有一上限值以及一下限值,該回復電流實質介於之二分之一該上限值與五分之一該下限值之間;該應力電流實質介於200微安培(μA)至500微安培之間;該偏移電流-電阻特性函數實質為該電流-電阻特性函數的一平移函數;將該些記憶胞中具有該初始電流-電阻特性函數者該設定為一第二狀態;以及藉由該第一狀態及該第二狀態,在該些記憶胞元中讀取資料。 A method of operating a phase change memory component, comprising: providing a phase change memory component having a plurality of memory cells, wherein each of the memory cells comprises a phase change memory material having an initial current-resistance characteristic function; The memory cell performs a set, a reset, or any of the above groups Applying a stress current to the phase change memory material to convert the initial current-resistance characteristic function of the phase change memory material of at least one of the memory cells into an offset current-resistance characteristic function Setting the memory cell having the offset current-resistance characteristic function to a first state; applying a restoring stress to the at least one memory cell having the first state, including applying a reply to the phase change memory material a current that converts the offset current-resistance characteristic function of the memory material into an initial current-resistance characteristic function; wherein the stress current has an upper limit value and a lower limit value, and the return current is substantially in between Between the upper limit value and one fifth of the lower limit value; the stress current is substantially between 200 microamperes (μA) and 500 microamperes; the offset current-resistance characteristic function is substantially the current-resistance a translation function of the characteristic function; setting the initial current-resistance characteristic function of the memory cells to a second state; and by the first state and the second state, Memory cells in the cell readout data. 如申請專利範圍第5項所述之相變化記憶體元件的操作方法,其中施加該回復應力的步驟更包括:對具有該第一狀態的該記憶胞施進行一烘烤製程。 The method of operating a phase change memory element according to claim 5, wherein the step of applying the restoring stress further comprises: performing a baking process on the memory cell having the first state. 如申請專利範圍第5項所述之相變化記憶體元件的操作 方法,其中使該些記憶胞至少一者的該相變化記憶材料的該初始電流-電阻特性函數轉換為該偏移電流-電阻特性函數的步驟更包括:對該相變化記憶材料施加一電能、一熱應力、一機械應力或上述之任意組合;且該相變化記憶體元件的操作方法更包括:對具有該第二狀態的該些記憶胞中至少一者進行一重寫入步驟,使具有該第二狀態之該記憶胞的該初始電流-電阻特性函數轉換為一重寫入電流-電阻特性函數,其中該重寫入電流-電阻特性函數實質為該起始電流-電阻特性函數的平移函數;以及設定該具有該重寫入電流-電阻特性函數的該記憶胞為一第三狀態。 Operation of phase change memory components as described in claim 5 The method, wherein the step of converting the initial current-resistance characteristic function of the phase change memory material of at least one of the memory cells to the offset current-resistance characteristic function further comprises: applying an electrical energy to the phase change memory material, a thermal stress, a mechanical stress, or any combination thereof; and the method of operating the phase change memory element further comprises: performing a rewrite step on at least one of the memory cells having the second state, The initial current-resistance characteristic function of the memory cell of the second state is converted into a re-write current-resistance characteristic function, wherein the re-write current-resistance characteristic function is substantially a translation function of the initial current-resistance characteristic function; And setting the memory cell having the function of the rewriting current-resistance characteristic to a third state. 如申請專利範圍第5項所述之相變化記憶體元件的操作方法,在施加該回復應力之後更包括:進行一偵測步驟,以確認該偏移電流-電阻特性函數是否轉換為該初始電流-電阻特性函數;以及若該偏移電流-電阻特性函數未轉換為該初始電流-電阻特性函數,則再對該相變化記憶材料施加該回復應力;其中該偵測步驟包括對該相變化記憶材料施加一偵測脈衝。 The method for operating a phase change memory device according to claim 5, after the applying the stress, further comprising: performing a detecting step to confirm whether the offset current-resistance characteristic function is converted to the initial current a resistance characteristic function; and if the offset current-resistance characteristic function is not converted to the initial current-resistance characteristic function, applying the return stress to the phase change memory material; wherein the detecting step comprises remembering the phase change memory The material applies a detection pulse.
TW104112286A 2015-04-16 2015-04-16 Method for healing phase-change memory device and applications thereof TWI584281B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW104112286A TWI584281B (en) 2015-04-16 2015-04-16 Method for healing phase-change memory device and applications thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW104112286A TWI584281B (en) 2015-04-16 2015-04-16 Method for healing phase-change memory device and applications thereof

Publications (2)

Publication Number Publication Date
TW201638950A TW201638950A (en) 2016-11-01
TWI584281B true TWI584281B (en) 2017-05-21

Family

ID=57850382

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104112286A TWI584281B (en) 2015-04-16 2015-04-16 Method for healing phase-change memory device and applications thereof

Country Status (1)

Country Link
TW (1) TWI584281B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090168504A1 (en) * 2007-12-28 2009-07-02 Korea Institute Of Science And Technology Phase change memory apparatus having an improved cycling endurance and programing method therefor
US20090279349A1 (en) * 2008-05-08 2009-11-12 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US20110013446A1 (en) * 2009-07-15 2011-01-20 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US20110235403A1 (en) * 2010-03-24 2011-09-29 Samsung Electronics Co., Ltd. Method and apparatus managing worn cells in resistive memories
US20120327708A1 (en) * 2011-06-23 2012-12-27 International Business Machines Corporation High-endurance phase change memory devices and methods for operating the same
US20140056053A1 (en) * 2012-08-21 2014-02-27 Durai Vishak Nirmal Ramaswamy Unipolar memory devices
US20140226388A1 (en) * 2013-02-08 2014-08-14 Seagate Technology Llc Optimization of Variable Resistance Memory Cells
TWI476770B (en) * 2007-04-30 2015-03-11 Samsung Electronics Co Ltd Multiple level cell phase-change memory devices having pre-reading operation resistance drift recovery, memory systems employing such devices and methods of reading memory devices

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI476770B (en) * 2007-04-30 2015-03-11 Samsung Electronics Co Ltd Multiple level cell phase-change memory devices having pre-reading operation resistance drift recovery, memory systems employing such devices and methods of reading memory devices
US20090168504A1 (en) * 2007-12-28 2009-07-02 Korea Institute Of Science And Technology Phase change memory apparatus having an improved cycling endurance and programing method therefor
US20090279349A1 (en) * 2008-05-08 2009-11-12 Macronix International Co., Ltd. Phase change device having two or more substantial amorphous regions in high resistance state
US20110013446A1 (en) * 2009-07-15 2011-01-20 Macronix International Co., Ltd. Refresh circuitry for phase change memory
US20110116309A1 (en) * 2009-07-15 2011-05-19 Macronix International Co., Ltd. Refresh Circuitry for Phase Change Memory
US20110235403A1 (en) * 2010-03-24 2011-09-29 Samsung Electronics Co., Ltd. Method and apparatus managing worn cells in resistive memories
US20120327708A1 (en) * 2011-06-23 2012-12-27 International Business Machines Corporation High-endurance phase change memory devices and methods for operating the same
US20140056053A1 (en) * 2012-08-21 2014-02-27 Durai Vishak Nirmal Ramaswamy Unipolar memory devices
US20140226388A1 (en) * 2013-02-08 2014-08-14 Seagate Technology Llc Optimization of Variable Resistance Memory Cells

Also Published As

Publication number Publication date
TW201638950A (en) 2016-11-01

Similar Documents

Publication Publication Date Title
JP5172836B2 (en) Phase change memory device
US7969771B2 (en) Semiconductor device with thermally coupled phase change layers
CN101958147B (en) A phase change memory device and its operating method
US8743600B2 (en) Processors and systems using cell-refreshed phase-change memory
TWI462098B (en) Method and apparatus for implementing self-referencing read operation for pcram devices
CN101770788B (en) A storage device and method for operating the same
CN102568565B (en) Storage device
US20100110765A1 (en) Non-Volatile Memory Cell with Programmable Unipolar Switching Element
US20090224224A1 (en) Nonvolatile memory element, nonvolatile memory apparatus, nonvolatile semiconductor apparatus, and method of manufacturing nonvolatile memory element
CN101577141A (en) Memory device and operation method thereof
US20140063931A1 (en) Multibit phase-change memory with multiple reference columns
CN105225692B (en) Method for operating memory cell and integrated circuit
KR101222826B1 (en) Memory and semiconductor device
US9536606B2 (en) Seasoning phase change memories
US10839899B2 (en) Power on reset method for resistive memory storage device
US20200372955A1 (en) Multi-step reset technique to enlarge memory window
CN116507880A (en) Drift and noise corrected memristive devices
DE102020132730A1 (en) VARIABLE REFERENCE BASED ACQUISITION SCHEME FOR CROSS POINT MEMORY
US9812500B2 (en) Negative differential resistance circuit element
TWI584281B (en) Method for healing phase-change memory device and applications thereof
Kim et al. Pulse-programming instabilities of unipolar-type NiOx
US12087360B2 (en) Method for programming an array of resistive memory cells
US12040019B2 (en) Methods for enlarging the memory window and improving data retention in resistive memory device
US9373382B1 (en) Method for healing phase-change memory device and applications thereof
CN106158014B (en) Repairing method of phase change memory element and application thereof