[go: up one dir, main page]

TWI553738B - Half A manufacturing method of a conductor device, and a semiconductor device - Google Patents

Half A manufacturing method of a conductor device, and a semiconductor device Download PDF

Info

Publication number
TWI553738B
TWI553738B TW102113292A TW102113292A TWI553738B TW I553738 B TWI553738 B TW I553738B TW 102113292 A TW102113292 A TW 102113292A TW 102113292 A TW102113292 A TW 102113292A TW I553738 B TWI553738 B TW I553738B
Authority
TW
Taiwan
Prior art keywords
semiconductor device
glass
semiconductor
mol
junction
Prior art date
Application number
TW102113292A
Other languages
Chinese (zh)
Other versions
TW201401379A (en
Inventor
小笠原淳
伊東浩二
伊藤一彦
六鎗広野
Original Assignee
新電元工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from PCT/JP2012/061780 external-priority patent/WO2012160962A1/en
Application filed by 新電元工業股份有限公司 filed Critical 新電元工業股份有限公司
Publication of TW201401379A publication Critical patent/TW201401379A/en
Application granted granted Critical
Publication of TWI553738B publication Critical patent/TWI553738B/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00Diodes
    • H10D8/01Manufacture or treatment
    • H10D8/045Manufacture or treatment of PN junction diodes
    • H10W74/134

Landscapes

  • Formation Of Insulating Films (AREA)
  • Glass Compositions (AREA)
  • Thyristors (AREA)

Description

半 導體裝置的製造方法及半導體裝置Semiconductor device manufacturing method and semiconductor device

本發明涉及一種半導體裝置的製造方法以及半導體裝置。 The present invention relates to a method of fabricating a semiconductor device and a semiconductor device.

我們已知在製造檯面(mesa)型半導體裝置的過程中,形成覆蓋pn結露出部的鈍化(passivation)用的玻璃(glass)層的製造方法(例如,參考專利文獻一)。 In the process of manufacturing a mesa type semiconductor device, a method of manufacturing a glass layer for passivation covering a pn junction exposed portion is known (for example, refer to Patent Document 1).

11圖12及圖13顯示的是用於說明這些以往的半導體裝置的製造方法的圖。圖12(a)~圖12(d)和圖13(a)~圖13(d)為各工序圖。 FIG. 12 and FIG. 13 are views for explaining a method of manufacturing these conventional semiconductor devices. 12(a) to 12(d) and Figs. 13(a) to 13(d) are diagrams of the respective steps.

如圖12和圖13所示,以往的半導體裝置的製造方法,依次包含“半導體基體形成工序”、“溝道形成工序”、“玻璃層形成工序”、“光致抗蝕劑(photoresist)形成工序”、“氧化膜去除工序”、“粗面化區域形成工序”、“電極形成工序”以及“半導體基體切斷工序”。下面就按照工序順序,對以往的半導體裝置的製造方法進行說明。 As shown in FIG. 12 and FIG. 13 , the conventional semiconductor device manufacturing method includes, in order, a “semiconductor substrate forming step”, a “channel forming step”, a “glass layer forming step”, and a “photoresist formation”. Step, "Oxide film removal step", "roughened region forming step", "electrode forming step", and "semiconductor substrate cutting step". Hereinafter, a method of manufacturing a conventional semiconductor device will be described in the order of the steps.

(a)半導體基體形成工序 (a) Semiconductor substrate forming process

首先,通過從n-型半導體基板(n-型矽基板)910的一側的表面擴散p型雜質,形成p+型擴散層912;並且,通過從另一側的表面擴散n型雜質,形成n+型擴散層914,從而形成與主面平行的pn結被形成的半導體基體。之後,通過熱氧化在p+型擴散層912和n+型擴散層914的表面形成氧化膜 916、918(參考圖12(a))。 First, a p + -type diffusion layer 912 is formed by diffusing a p-type impurity from a surface of one side of an n - -type semiconductor substrate (n - type germanium substrate) 910; and, by diffusing an n-type impurity from a surface of the other side, The n + -type diffusion layer 914 forms a semiconductor body in which a pn junction parallel to the main surface is formed. Thereafter, oxide films 916 and 918 are formed on the surfaces of the p + -type diffusion layer 912 and the n + -type diffusion layer 914 by thermal oxidation (refer to FIG. 12( a )).

(b)沟道形成工序 (b) Channel formation process

其次,通过光刻(photo-etching)法在氧化膜916的预定部位形成一定的升口部。在氧化膜的蝕刻(etching)後,繼續進行半導體基體的蝕刻,從而從半導體基體的一側的表面形成深度超過pn結的溝道920(參考圖12(b))。 Next, a predetermined lift portion is formed at a predetermined portion of the oxide film 916 by a photo-etching method. After the etching of the oxide film, the etching of the semiconductor body is continued, thereby forming a channel 920 having a depth exceeding the pn junction from the surface of one side of the semiconductor substrate (refer to FIG. 12(b)).

(c)玻璃層形成工序 (c) Glass layer forming process

其次,在溝道920的表面,通過電泳法在溝道920的內面及其近旁的半導體基體表面上,形成由半導體接合保護用玻璃複合物構成的層,同時,通過燒製該由半導體接合保護用玻璃複合物構成的層,形成鈍化用的玻璃層924(參考圖12(c))。 Next, on the surface of the trench 920, a layer composed of a glass composite for semiconductor bonding protection is formed on the inner surface of the trench 920 and the surface of the semiconductor substrate in the vicinity thereof by electrophoresis, and at the same time, the semiconductor bonding is performed by firing. The layer made of the glass composite for protection forms a glass layer 924 for passivation (refer to FIG. 12(c)).

(d)光致抗蝕劑形成工序 (d) Photoresist formation process

其次,形成覆蓋玻璃層924的表面的光致抗蝕劑926(參考圖12(d))。 Next, a photoresist 926 covering the surface of the glass layer 924 is formed (refer to FIG. 12(d)).

(e)氧化膜去除工序 (e) Oxide film removal process

其次,將光致抗蝕劑926作為掩膜(mask)來進行氧化膜916的蝕刻,從而將位於形成鍍鎳電極膜的部位930的氧化膜916去除(參考圖13(a))。 Next, the oxide film 916 is etched using the photoresist 926 as a mask to remove the oxide film 916 located at the portion 930 where the nickel plating electrode film is formed (refer to FIG. 13(a)).

(f)粗面化區域形成工序 (f) roughening area forming process

其次,對形成鍍鎳電極膜的部位930的半導體基體表面進行粗面化處理,從而形成提高鍍鎳電極與半導體基體的密著性的粗面化區域932(參考圖13(b))。 Next, the surface of the semiconductor substrate on the portion 930 where the nickel-plated electrode film is formed is roughened to form a roughened region 932 which improves the adhesion between the nickel-plated electrode and the semiconductor substrate (see FIG. 13(b)).

(g)電極形成工序 (g) Electrode forming process

其次,對半導體基體進行鍍鎳,在粗面化區域932上形成陽極(anode)電極934,同時,在半導體基體的另一側的表面形成陰極(cathode)電極936(參考圖13(c))。陽極電極934和陰極電極936的退火(annealing)是在氮氣中並且在例如600度的溫度下進行。 Next, the semiconductor substrate is subjected to nickel plating, an anode electrode 934 is formed on the roughened region 932, and a cathode electrode 936 is formed on the other surface of the semiconductor substrate (refer to FIG. 13(c)). . Annealing of anode electrode 934 and cathode electrode 936 is carried out in nitrogen and at a temperature of, for example, 600 degrees.

(h)半導體基體切斷工序 (h) Semiconductor substrate cutting process

其次,通過切割(dicing)等在玻璃層924的中央部將半導體基體切斷,將半導體基體切片(chip)化,從而製作成檯面型半導體裝置(pn二極體(diode))(參考圖13(d))。 Then, the semiconductor substrate is cut at the central portion of the glass layer 924 by dicing or the like, and the semiconductor substrate is chip-cut to form a mesa-type semiconductor device (pn diode) (refer to FIG. 13). (d)).

如以上說明所述,以往的半導體裝置的製造方法包括從形成了與主面平行的pn結的半導體基體的一側的表面形成深度超過pn結的溝道920的工序(參考圖12(a)和圖12(b));以及在該溝道920的內部形成覆蓋pn結露出部的鈍化用的玻璃層924的工序(參考圖12(c))。因此,根據以往的半導體裝置的製造方法,在溝道920的內部形成了鈍化用的玻璃層924後,通過將半導體基體切斷,能夠製造高耐壓的檯面型半導體裝置。 As described above, the conventional semiconductor device manufacturing method includes a step of forming a channel 920 having a depth exceeding a pn junction from a surface on a side on which a semiconductor substrate of a pn junction parallel to the main surface is formed (refer to FIG. 12(a) And FIG. 12(b)); and a step of forming a passivation glass layer 924 covering the pn junction exposed portion inside the trench 920 (refer to FIG. 12(c)). Therefore, according to the conventional method for manufacturing a semiconductor device, after the glass layer 924 for passivation is formed inside the trench 920, the mesa-type semiconductor device having a high withstand voltage can be manufactured by cutting the semiconductor substrate.

但是,作為在鈍化用的玻璃層中使用的玻璃材料,必須滿足以下條件:(a)能夠在合適的溫度下燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為防止工序中晶片(wafer)的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性。因而,以往廣泛使用的是“以矽酸鉛為主要成分的玻璃材料”。 However, as a glass material used for the glass layer for passivation, the following conditions must be satisfied: (a) can be fired at a suitable temperature; (b) resistant to a drug used in the process; (c) In order to prevent bending of the wafer in the process, a linear expansion coefficient having a coefficient of linear expansion close to 矽 (especially an average linear expansion coefficient at 50 ° C to 550 ° C is close to the linear expansion coefficient of 矽); and (d) Excellent insulation. Therefore, in the past, "a glass material containing lead ruthenate as a main component" has been widely used.

然而,“以矽酸鉛為主要成分的玻璃材料”中含有對環境負 擔較大的鉛,因此可以想到在不遠的將來,“以矽酸鉛為主要成分的玻璃材料”將被禁止使用。 However, "a glass material containing lead ruthenate as a main component" contains negative environmental impact. With a large lead, it is conceivable that in the near future, "a glass material containing lead ruthenate as a main component" will be banned.

因此,雖然也可以考慮使用不含鉛的玻璃材料來形成鈍化用的玻璃層,但滿足(a)能夠在合適的溫度下燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為了防止工序中的晶片的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性等所有這些條件是很困難的,並且,使用不含鉛的玻璃材料來形成鈍化用的玻璃層這樣的方法還沒有被應用於功率(power)用半導體裝置的批量生產過程中這也是事實。 Therefore, although it is also conceivable to use a lead-free glass material to form a glass layer for passivation, it satisfies (a) can be fired at a suitable temperature; (b) is resistant to a drug used in the process; (c) a linear expansion coefficient having a linear expansion coefficient close to 矽 in order to prevent bending of the wafer in the process (particularly, an average linear expansion coefficient at 50 ° C to 550 ° C is close to a linear expansion coefficient of 矽); and (d) It is difficult to have all of these conditions such as excellent insulation, and a method of forming a glass layer for passivation using a lead-free glass material has not been applied to mass production of a semiconductor device for power. This is also true.

另外,通過本發明的發明者們的研究明確了:在使用不含鉛的玻璃材料來形成鈍化用的玻璃層的情況下,在燒製由玻璃複合物構成的層從而形成玻璃層的過程中,根據玻璃層的組成和燒製條件的不同,存在從半導體基體和玻璃層的邊界面容易產生泡的問題。而為了解決這樣的問題就有必要添加具有脫泡作用的成分(例如:鎳氧化物、鋯氧化物等),但是,根據玻璃成分的組合的不同,有時會有無法添加的情況,因此並不適用。 Moreover, it has been clarified by the inventors of the present invention that in the case of forming a glass layer for passivation using a glass material containing no lead, in the process of firing a layer composed of a glass composite to form a glass layer Depending on the composition of the glass layer and the firing conditions, there is a problem that bubbles are easily generated from the boundary surface between the semiconductor substrate and the glass layer. In order to solve such a problem, it is necessary to add a component having a defoaming action (for example, nickel oxide, zirconium oxide, or the like). However, depending on the combination of the glass components, there may be cases where it may not be added. Not applicable.

另外,通過本發明的發明者們的研究明確了:在使用不含鉛的玻璃材料來形成鈍化用的玻璃層的情況下,根據玻璃層的組成和燒製條件的不同(玻璃的組成:當為高度含有SiO2的玻璃時,燒製條件:在短時間內進行),會產生反向漏電(leak)流增大的問題。換言之,明確了如果必須進行長時間(例如:3小時)的燒製,就會產生反向漏電流增大的問題。 Further, it has been clarified by the inventors of the present invention that in the case where a glass layer for passivation is formed using a glass material containing no lead, the composition of the glass layer and the firing conditions are different (the composition of the glass: when When the glass is highly SiO2-containing, the firing conditions are performed in a short time, and there is a problem that the reverse leakage current increases. In other words, it has been clarified that if it is necessary to perform firing for a long period of time (for example, three hours), there is a problem that the reverse leakage current increases.

11先行技術文獻 11 leading technical literature

專利文獻Patent literature

專利文獻一 日本特開2004-87955號公報 Patent Document 1 Japanese Patent Laid-Open Publication No. 2004-87955

因此,本發明是鑒於上述情況而發明的,目的在於:提供一種半導體裝置的製造方法以及半導體裝置,使用不含鉛的玻璃材料,就能夠製造與使用以往的“以矽酸鉛為主要成分的玻璃材料”時同樣高耐壓的半導體裝置。 Therefore, the present invention has been made in view of the above circumstances, and an object of the invention is to provide a method for manufacturing a semiconductor device and a semiconductor device, which can be manufactured and used in the conventional "lead bismuth citrate" using a lead-free glass material. The glass material is also a high-voltage semiconductor device.

另外,本發明的目的在於提供一種半導體裝置的製造方法以及半導體裝置,對於在燒製由玻璃複合物構成的層從而形成玻璃層的過程中從半導體基體和玻璃層的邊界面可能產生的泡,無論玻璃層的組成或燒製條件,不添加或少量添加(例如:2.0mol%以下)鎳氧化物等具有脫泡作用的成分就能夠將其抑制。 Further, an object of the present invention is to provide a method of manufacturing a semiconductor device and a semiconductor device, which may be generated from a boundary surface between a semiconductor substrate and a glass layer in a process of firing a layer made of a glass composite to form a glass layer. Regardless of the composition of the glass layer or the firing conditions, it is possible to suppress the component having a defoaming action such as nickel oxide without adding or adding a small amount (for example, 2.0 mol% or less).

另外,本發明的目的在於提供一種半導體裝置的製造方法以及半導體裝置,無論玻璃層的組成或燒製條件,都能夠製造反向漏電流低的穩定的半導體裝置。 Further, an object of the present invention is to provide a semiconductor device manufacturing method and a semiconductor device capable of producing a stable semiconductor device having a low reverse leakage current regardless of the composition of the glass layer or the firing conditions.

本發明提供一種半導體裝置的製造方法,該半導體裝置的製造方法依次包含:第一工序,準備具有pn結露出的pn結露出部的半導體元件;第二工序,形成覆蓋所述pn結露出部的絕緣層;以及第三工序,在所述絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製由該半導體接合保護用玻璃複合物構成的層,在所述絕緣層上形成玻璃層,其特徵在於:其中,所述半導體接合保護用玻璃複合物由玻璃微粒構成,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、 Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且半導體接合保護用玻璃複合物不含有所述原料中的任何一種成分作為填充物。 The present invention provides a method of manufacturing a semiconductor device, comprising: in a first step, preparing a semiconductor element having a pn junction exposed portion having a pn junction exposed; and a second step of forming a pn junction exposed portion In the third step, a layer made of a glass composite for semiconductor junction protection is formed on the insulating layer, and then a layer made of the glass composite for semiconductor junction protection is fired on the insulating layer. A glass layer is formed, wherein the glass composite for protecting a semiconductor junction is made of glass fine particles, the glass fine particles being formed from a melt obtained by melting a raw material, the raw material containing at least SiO 2 , Al 2 O 3 , B 2 O 3 , ZnO, and an oxide containing at least two kinds of alkaline earth metals of CaO, MgO, and BaO, and substantially containing no Pb, As, Sb, Li, Na, K, and semiconductor junction protection The glass composite does not contain any one of the ingredients as a filler.

在所述半導體裝置的製造方法中,最好所述半導體接合保護用玻璃複合物的SiO2的含量在41.1mol%~61.1mol%的範圍內,Al2O3的含量在7.4mol%~17.4mol%的範圍內,B2O3的含量在5.8mol%~15.8mol%的範圍內,ZnO的含量在3.0mol%~24.8mol%的範圍內,鹼土金屬的氧化物的含量在5.5mol%~15.5mol%的範圍內。 In the method for producing a semiconductor device, it is preferable that the content of SiO 2 in the glass composite for semiconductor junction protection is in the range of 41.1 mol% to 61.1 mol%, and the content of Al 2 O 3 is in 7.4 mol% to 17.4. In the range of mol%, the content of B 2 O 3 is in the range of 5.8 mol% to 15.8 mol%, the content of ZnO is in the range of 3.0 mol% to 24.8 mol%, and the content of oxide of alkaline earth metal is 5.5 mol%. ~15.5 mol% range.

在所述半導體裝置的製造方法中,最好所述半導體接合保護用玻璃複合物的SiO2的含量在49.5mol%~64.3mol%的範圍內,B2O3的含量在8.4mol%~17.9mol%的範圍內,Al2O3的含量在3.7mol%~14.8mol%的範圍內,ZnO的含量在3.9mol%~14.2mol%的範圍內,鹼土金屬的氧化物的含量在7.4mol%~12.9mol%的範圍內。 In the method for producing a semiconductor device, it is preferable that the content of SiO 2 in the glass composite for semiconductor junction protection is in the range of 49.5 mol% to 64.3 mol%, and the content of B 2 O 3 is in 8.4 mol% to 17.9. In the range of mol%, the content of Al 2 O 3 is in the range of 3.7 mol% to 14.8 mol%, the content of ZnO is in the range of 3.9 mol% to 14.2 mol%, and the content of oxide of alkaline earth metal is 7.4 mol%. ~12.9 mol% range.

在所述半導體裝置的製造方法中,所述半導體接合保護用玻璃複合物最好實質上不含有作為脫泡劑的多價元素。 In the method of manufacturing a semiconductor device, it is preferable that the glass composite for protecting a semiconductor junction does not substantially contain a polyvalent element as a defoaming agent.

在所述半導體裝置的製造方法中,所述多價元素最好包括V、Mn、Sn、Ce、Nb以及Ta。 In the method of fabricating the semiconductor device, the multivalent element preferably includes V, Mn, Sn, Ce, Nb, and Ta.

在所述半導體裝置的製造方法中,所述原料最好實質上不含有P。 In the method of fabricating the semiconductor device, the material preferably contains substantially no P.

在所述半導體裝置的製造方法中,所述原料最好實質上不含有Bi。 In the method of manufacturing a semiconductor device, it is preferable that the raw material contains substantially no Bi.

在所述半導體裝置的製造方法中,所述半導體接合保護用玻 璃複合物最好不含有有機粘結劑。 In the method of fabricating the semiconductor device, the semiconductor bonding protection glass The glass composite preferably does not contain an organic binder.

在所述半導體裝置的製造方法中,在所述第三工序中,最好在900℃以下的溫度下燒製由所述半導體接合保護用玻璃複合物構成的層。 In the method of manufacturing a semiconductor device, in the third step, it is preferable to fire a layer made of the glass composite for semiconductor junction protection at a temperature of 900 ° C or lower.

在所述半導體裝置的製造方法中,所述絕緣層最好由矽氧化物構成。 In the method of fabricating the semiconductor device, the insulating layer is preferably made of tantalum oxide.

在所述半導體裝置的製造方法中,在所述第二工序中,最好使所述絕緣層形成為厚度在5nm~100nm的範圍內。 In the method of manufacturing a semiconductor device, in the second step, it is preferable that the insulating layer is formed to have a thickness in a range of 5 nm to 100 nm.

在所述半導體裝置的製造方法中,在所述第三工序中,最好使用電泳法來形成由所述玻璃複合物構成的層。 In the method of manufacturing a semiconductor device, in the third step, it is preferable to form a layer composed of the glass composite by an electrophoresis method.

在所述半導體裝置的製造方法中,在所述第二工序中,最好使所述絕緣層形成為厚度在5nm~60nm的範圍內。 In the method of manufacturing a semiconductor device, in the second step, it is preferable that the insulating layer is formed to have a thickness in a range of 5 nm to 60 nm.

在所述半導體裝置的製造方法中,所述第一工序最好包括準備具有與主面平行的pn結的半導體基體的工序;以及通過從所述半導體基體的一側的表面形成深度超過所述pn結的溝道,最好在所述溝道的內面形成所述pn結露出部的工序,所述第二工序最好包括在所述溝道的內面形成覆蓋所述pn結露出部的所述絕緣層的工序,在所述第三工序中,最好包括在所述絕緣層上形成所述玻璃層的工序。 In the method of fabricating the semiconductor device, the first step preferably includes a step of preparing a semiconductor body having a pn junction parallel to the main surface; and forming a depth from the surface of one side of the semiconductor substrate exceeding the Preferably, the channel of the pn junction forms a step of forming the exposed portion of the pn junction on the inner surface of the trench, and the second step preferably includes forming an exposed portion of the pn junction on an inner surface of the trench In the step of the insulating layer, in the third step, it is preferable to include a step of forming the glass layer on the insulating layer.

在所述半導體裝置的製造方法中,在所述第二工序中,最好通過熱氧化法形成所述絕緣層。 In the method of manufacturing a semiconductor device, in the second step, the insulating layer is preferably formed by a thermal oxidation method.

在所述半導體裝置的製造方法中,在所述第二工序中,最好通過堆積法形成所述絕緣層。 In the method of manufacturing a semiconductor device, in the second step, the insulating layer is preferably formed by a deposition method.

在所述半導體裝置的製造方法中,第一工序最好包含在半導 體基體的表面形成所述pn結露出部的工序,第二工序包最好含在所述半導體基體的表面形成覆蓋所述pn結露出部的所述絕緣層的工序,在第三工序中,最好包括在所述絕緣層上形成所述玻璃層的工序。 In the method of fabricating the semiconductor device, the first step is preferably included in the semiconductor The step of forming the pn junction exposed portion on the surface of the body substrate, and the second step package preferably includes a step of forming the insulating layer covering the exposed portion of the pn junction on the surface of the semiconductor substrate, and in the third step, Preferably, the step of forming the glass layer on the insulating layer is included.

在所述半導體裝置的製造方法中,在所述第二工序中,最好通過熱氧化法形成所述絕緣層。 In the method of manufacturing a semiconductor device, in the second step, the insulating layer is preferably formed by a thermal oxidation method.

在所述半導體裝置的製造方法中,在所述第二工序中,最好通過堆積法形成所述絕緣層。 In the method of manufacturing a semiconductor device, in the second step, the insulating layer is preferably formed by a deposition method.

進一步,本發明還提供一種半導體裝置,該半導體裝置包括:具有pn結露出的pn結露出部的半導體元件;被形成為覆蓋所述pn結露出部的絕緣層;以及在所述絕緣層上被形成的玻璃層,所述玻璃層是在所述絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層而形成的,其特徵在於:其中,所述半導體接合保護用玻璃複合物由玻璃微粒構成,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且半導體接合保護用玻璃複合物不含有所述原料中的任何一種成分作為填充物。 Further, the present invention also provides a semiconductor device including: a semiconductor element having a pn junction exposed portion exposed by a pn junction; an insulating layer formed to cover the exposed portion of the pn junction; and being a glass layer formed by forming a layer made of a glass composite for semiconductor bonding protection on the insulating layer, and then firing the layer made of the glass composite for semiconductor bonding protection. The glass composite for protecting a semiconductor junction is composed of glass fine particles obtained by melting a melt obtained from a raw material containing at least SiO 2 , Al 2 O 3 , and B. 2 O 3 , ZnO, and an oxide containing at least two kinds of alkaline earth metals of CaO, MgO, and BaO, and substantially containing no Pb, As, Sb, Li, Na, and K, and the glass composite for semiconductor junction protection does not contain Any one of the raw materials is used as a filler.

根據本發明的半導體裝置的製造方法以及半導體裝置,從後述的實施例可知,使用不含鉛的玻璃材料,就能夠製造與使用以往的“以矽酸鉛為主要成分的玻璃材料”時同樣高耐壓的半導體裝置。 According to the method for manufacturing a semiconductor device and the semiconductor device of the present invention, it can be seen from the examples described later that the use of a glass material containing no lead can be produced as high as in the case of using a conventional glass material containing lead ruthenate as a main component. A voltage-resistant semiconductor device.

即,根據本發明的半導體裝置的製造方法以及半導體裝置, 能夠滿足所有這些條件:(a)能夠在合適的溫度下燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為了防止工序中的晶片的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性。 That is, the method of manufacturing a semiconductor device and the semiconductor device according to the present invention, All of these conditions can be met: (a) capable of firing at a suitable temperature; (b) resistance to the drug used in the process; (c) having a line close to the enthalpy in order to prevent bending of the wafer in the process The linear expansion coefficient of the expansion coefficient (especially the average linear expansion coefficient at 50 ° C to 550 ° C is close to the linear expansion coefficient of 矽); and (d) has excellent insulation.

另外,根據本發明的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層之間存在有比半導體基體的潤濕性高的絕緣層,因此在燒製由玻璃複合物構成的層從而形成玻璃層的過程中不容易從半導體基體和玻璃層的邊界面產生泡。所以,不添加或少量添加(2.0mol%以下)鎳氧化物等具有脫泡作用的成分,就能夠抑制這樣的泡的產生。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device of the present invention, since an insulating layer having higher wettability than the semiconductor substrate exists between the semiconductor substrate and the glass layer, the layer made of the glass composite is fired. It is not easy to generate bubbles from the boundary faces of the semiconductor substrate and the glass layer in the process of forming the glass layer. Therefore, the generation of such bubbles can be suppressed without adding or adding a small amount (2.0 mol% or less) of a component having a defoaming action such as nickel oxide.

另外,根據本發明的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層之間存在有絕緣層,因此絕緣性提高,並且,從後述的實施例也可知,無論玻璃層的組成和燒製條件,都能夠製造反向漏電流低的穩定的半導體裝置。即,即使SiO2的含量在55mol%以上,即使將燒製時間設定為15分鐘左右,也能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for fabricating a semiconductor device and the semiconductor device of the present invention, since an insulating layer exists between the semiconductor substrate and the glass layer, the insulating property is improved, and it is also known from the examples described later that the composition of the glass layer and According to the firing conditions, it is possible to manufacture a stable semiconductor device having a low reverse leakage current. In other words, even when the content of SiO 2 is 55 mol% or more, a stable semiconductor device having a low reverse leakage current can be manufactured even when the firing time is set to about 15 minutes.

另外,根據本發明的半導體裝置的製造方法以及半導體裝置,通過燒製由玻璃微粒構成的半導體接合保護用玻璃複合物構成的層來形成玻璃層,所述玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、B2O3、Al2O3、ZnO,CaO、MgO、以及含有BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K。因此,從後述的實施例可知,能夠在比較低的溫度下進行玻璃層的燒製,所以在玻璃層的燒製過程中玻璃層難以結晶,這樣,就能夠製造反向漏電流低的穩 定的半導體裝置。 Further, according to the method for fabricating a semiconductor device and the semiconductor device of the present invention, a glass layer is formed by firing a layer composed of a glass composite for semiconductor junction protection composed of glass fine particles, which is obtained by melting a raw material. The raw material is prepared by containing at least SiO 2 , B 2 O 3 , Al 2 O 3 , ZnO, CaO, MgO, and an oxide containing at least two alkaline earth metals of BaO, and substantially does not contain Pb, As, Sb, Li, Na, K. Therefore, it can be seen from the examples described later that the glass layer can be fired at a relatively low temperature. Therefore, it is difficult to crystallize the glass layer during the firing of the glass layer, so that it is possible to produce a stable low reverse leakage current. Semiconductor device.

另外,根據本發明的半導體裝置的製造方法以及半導體裝置,由於通過燒製由不把原料中的任何一種成分作為填充物(filer)含有的半導體接合保護用玻璃複合物構成的層來形成玻璃層,所以在玻璃層的燒製過程中玻璃層難以結晶,這樣就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device of the present invention, the glass layer is formed by firing a layer made of a glass composite for semiconductor junction protection which does not contain any one of the raw materials as a filler. Therefore, the glass layer is difficult to crystallize during the firing of the glass layer, so that a stable semiconductor device having a low reverse leakage current can be manufactured.

另外,根據本發明的半導體裝置的製造方法以及半導體裝置,由於可以製造具有由比含鉛玻璃的電解率低的無鉛玻璃(不含有Pb的玻璃)構成的層的半導體裝置,因此在把本發明的半導體裝置用樹脂鑄模從而做成樹脂封裝型半導體裝置時,在進行高溫反向偏壓試驗過程中,在鑄模樹脂與玻璃層的邊界面以及玻璃層與半導體層的邊界面不會誘發高密度的離子,其結果是,與使用“以矽酸鉛為主要成分的玻璃材料”製成半導體裝置後將該半導體裝置用樹脂鑄模從而做成的以往的樹脂封裝型半導體裝置相比,更能得到高溫反向偏壓耐量提高的效果。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device of the present invention, since a semiconductor device having a layer composed of lead-free glass (glass containing no Pb) having a lower electrolysis rate than lead-containing glass can be manufactured, the present invention is When a semiconductor device is molded by a resin to form a resin-packaged semiconductor device, high-density is not induced at the boundary surface between the mold resin and the glass layer and the boundary between the glass layer and the semiconductor layer during the high-temperature reverse bias test. As a result, it is possible to obtain a higher temperature than a conventional resin-molded semiconductor device in which a semiconductor device is formed by using a "glass material containing lead ruthenate as a main component" and then the semiconductor device is molded by a resin. The effect of increased reverse bias tolerance.

另外,根據本發明的半導體裝置的製造方法以及半導體裝置,由於使用實質上不含有Li、Na、K的玻璃複合物,因此,從後述的實施例(評價專案10)可知,在玻璃複合物中即使含有例如B(硼),在玻璃複合物的燒製過程中B(硼)也不會從玻璃層擴散到矽中,所以能夠製造可信度高的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device of the present invention, since a glass composite which does not substantially contain Li, Na, or K is used, it is known from the examples (Evaluation Project 10) described later that it is in a glass composite. Even if B (boron) is contained, for example, B (boron) does not diffuse from the glass layer into the crucible during the firing of the glass composite, so that a highly reliable semiconductor device can be manufactured.

另外,在本發明的半導體裝置的製造方法以及半導體裝置中,含有至少某些特定成分(SiO2、B2O3、Al2O3等)不僅包括僅含有該某些特定成分的情況,還包括在玻璃複合物中不僅含有該某些特定成分還進一 步含有通常可能含有的成分的情況。 Further, in the method of manufacturing a semiconductor device and the semiconductor device of the present invention, at least some specific components (SiO 2 , B 2 O 3 , Al 2 O 3 , etc.) include not only the case where only some of the specific components are contained, but also It is included in the case where the glass composite contains not only the specific components but also the components which may be usually contained.

另外,在本發明的半導體裝置的製造方法以及半導體裝置中,實質上不含有某些特定元素(Pb、As、Sb等)是指不將該某些特定元素作為成分含有,但不排除上述特定元素作為雜質混入構成玻璃的各成分的原料中的情況。 Further, in the method of manufacturing a semiconductor device and the semiconductor device of the present invention, substantially no specific elements (Pb, As, Sb, etc.) are included, and some specific elements are not contained as components, but the above specific conditions are not excluded. The element is mixed as an impurity into the raw material of each component constituting the glass.

另外,在本發明的半導體裝置的製造方法以及半導體裝置中,不含有某些特定元素(Pb、As、Sb等)是指不含有該某些特定元素的氧化物、該某些特定元素的氮化物。 Further, in the method of manufacturing a semiconductor device and the semiconductor device of the present invention, the absence of certain specific elements (Pb, As, Sb, etc.) means an oxide which does not contain the specific element, and the nitrogen of the specific element. Compound.

另外,在本發明的半導體裝置的製造方法以及半導體裝置中,不把原料中的任何一種成分作為填充物含有是指:例如在成分為SiO2的情況下,不將成分SiO2作為由SiO2微粒構成的填埋物、填塞物、填充材料、添加材料等含有。 Further, in the method of manufacturing a semiconductor device and the semiconductor device of the present invention, the inclusion of any one of the raw materials as a filler means that, for example, when the component is SiO 2 , the component SiO 2 is not used as the SiO 2 . It is contained in a landfill, a packing, a filler, an additive, and the like which are composed of fine particles.

100、200、900‧‧‧半導體裝置 100, 200, 900‧‧‧ semiconductor devices

110、910‧‧‧n-型半導體基板 110, 910‧‧‧n - type semiconductor substrate

112、912‧‧‧p+型擴散層 112, 912‧‧‧p + type diffusion layer

114、914‧‧‧n-型擴散層 114, 914‧‧‧n - type diffusion layer

116、118、916、918‧‧‧氧化膜 116, 118, 916, 918‧‧ ‧ oxide film

120、920‧‧‧溝道 120, 920‧‧‧ channel

121、218‧‧‧絕緣層 121, 218‧‧‧ insulation

124、220、924‧‧‧玻璃層 124, 220, 924‧‧ ‧ glass layer

126、926‧‧‧光致抗蝕劑 126, 926‧‧‧Photoresist

130、930‧‧‧形成鍍鎳電極膜的部位 130, 930‧‧‧The part where the nickel-plated electrode film is formed

132、932‧‧‧粗面化區域 132, 932‧‧‧ roughened areas

134、934‧‧‧陽極電極 134, 934‧‧‧Anode electrode

136、936‧‧‧陰極電極 136, 936‧‧‧ cathode electrode

210‧‧‧n+型半導體基板 210‧‧‧n + type semiconductor substrate

212‧‧‧n-型外延層 212‧‧‧n - type epitaxial layer

214‧‧‧p+型擴散層 214‧‧‧p + diffusion layer

216‧‧‧n+型擴散層 216‧‧‧n + type diffusion layer

222‧‧‧陽極電極層 222‧‧‧anode electrode layer

224‧‧‧陰極電極層 224‧‧‧Cathode electrode layer

b‧‧‧泡 B‧‧‧bubble

圖1是用於說明實施方式一的半導體裝置的製造方法的圖;圖2是用於說明實施方式一的半導體裝置的製造方法的圖;圖3是用於說明實施方式二的半導體裝置的製造方法的圖;圖4是用於說明實施方式二的半導體裝置的製造方法的圖;圖5是顯示實施例的條件和結果的圖表;圖6是用於說明初步評價中在玻璃層124的內部產生的泡b的圖;圖7是用於說明正式評價中在玻璃層124的內部產生的泡b的照片;圖8是包含半導體基體和玻璃層的部分的截面TEM照片; 圖9是顯示實施例中的反向電流的圖;圖10是顯示高溫反向偏壓試驗的結果的圖;圖11是顯示從矽表面沿深度方向的雜質濃度分佈的圖;圖12是用於說明以往的半導體裝置的製造方法的圖;圖13是用於說明以往的半導體裝置的製造方法的圖。 1 is a view for explaining a method of manufacturing a semiconductor device according to the first embodiment, FIG. 2 is a view for explaining a method of manufacturing the semiconductor device according to the first embodiment, and FIG. 3 is a view for explaining the manufacture of the semiconductor device of the second embodiment. FIG. 4 is a view for explaining a method of manufacturing the semiconductor device of the second embodiment; FIG. 5 is a graph showing conditions and results of the embodiment; and FIG. 6 is for explaining the inside of the glass layer 124 in the preliminary evaluation. FIG. 7 is a photograph for explaining bubble B generated inside the glass layer 124 in the formal evaluation; FIG. 8 is a cross-sectional TEM photograph of a portion including the semiconductor substrate and the glass layer; 9 is a view showing a reverse current in the embodiment; FIG. 10 is a view showing a result of a high-temperature reverse bias test; and FIG. 11 is a view showing an impurity concentration distribution in a depth direction from a surface of the crucible; A diagram for explaining a method of manufacturing a conventional semiconductor device will be described. FIG. 13 is a view for explaining a method of manufacturing a conventional semiconductor device.

下面基於附圖所示的實施方式,對本發明的半導體裝置的製造方法以及半導體裝置進行說明。 Hereinafter, a method of manufacturing a semiconductor device and a semiconductor device of the present invention will be described based on embodiments shown in the drawings.

實施方式一Embodiment 1

實施方式一涉及的半導體裝置的製造方法依次包含:第一工序,準備具有pn結露出的pn結露出部的半導體元件;第二工序,形成覆蓋pn結露出部的絕緣層;以及第三工序,在絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層,在絕緣層上形成玻璃層。在實施方式一涉及的半導體裝置的製造方法中,作為半導體裝置製造的是檯面型的pn二極體。 The method for manufacturing a semiconductor device according to the first embodiment includes a first step of preparing a semiconductor element having a pn junction exposed portion having a pn junction exposed, a second step of forming an insulating layer covering the pn junction exposed portion, and a third step, After forming a layer made of a glass composite for semiconductor junction protection on the insulating layer, the layer made of the glass composite for semiconductor junction protection is fired to form a glass layer on the insulating layer. In the method of manufacturing a semiconductor device according to the first embodiment, a mesa-type pn diode is manufactured as a semiconductor device.

圖1和圖2是用於說明實施方式一的半導體裝置的製造方法的圖。圖1(a)~圖1(d)及圖2(a)~圖2(d)為各工序圖。 1 and 2 are views for explaining a method of manufacturing a semiconductor device according to the first embodiment. 1(a) to 1(d) and Figs. 2(a) to 2(d) are process diagrams.

如圖1和圖2所示,實施方式一涉及的半導體裝置的製造方法依次實施:“半導體基體準備工序”、“溝道形成工序”、“絕緣層形成工序”、“玻璃層形成工序”、“光致抗蝕劑形成工序”、“氧化膜去除工序”、“粗面化區域形成工序”、“電極形成工序”以及“半導體基體切斷工序”。下面對實施方式一涉及的半導體裝置的製造方法依工序順序 進行說明。 As shown in FIG. 1 and FIG. 2, the manufacturing method of the semiconductor device according to the first embodiment is sequentially performed: "semiconductor substrate preparation step", "channel formation step", "insulation layer formation step", "glass layer formation step", "Photoresist forming step", "oxide film removing step", "roughened region forming step", "electrode forming step", and "semiconductor substrate cutting step". Next, the manufacturing method of the semiconductor device according to the first embodiment will be in the order of the steps. Be explained.

(a)半導體基體準備工序 (a) Semiconductor substrate preparation process

首先,通過從n-型半導體基板(n-型矽基板)110的一側的表面擴散p型雜質,形成p+型擴散層112;並且,通過從另一側的表面擴散n型雜質,形成n+型擴散層114,從而準備形成了與主面平行的pn結的半導體基體。之後,通過熱氧化在p+型擴散層112和n+型擴散層114的表面形成氧化膜116、118(參考圖1(a))。 First, a p + -type diffusion layer 112 is formed by diffusing a p-type impurity from a surface of one side of an n-type semiconductor substrate (n-type germanium substrate) 110; and, by diffusing an n-type impurity from a surface of the other side, it is formed. The n + -type diffusion layer 114 prepares a semiconductor substrate in which a pn junction parallel to the main surface is formed. Thereafter, oxide films 116 and 118 are formed on the surfaces of the p + -type diffusion layer 112 and the n + -type diffusion layer 114 by thermal oxidation (refer to FIG. 1( a )).

(b)溝道形成工序 (b) Channel formation process

其次,通過光刻法在氧化膜116的預定部位形成一定的開口部。在氧化膜蝕刻後,繼續對半導體基體進行蝕刻,從半導體基體的一側的表面形成深度超過pn結的溝道120(參考圖1(b))。這時,在溝道的內面形成了pn結露出部A。 Next, a predetermined opening portion is formed in a predetermined portion of the oxide film 116 by photolithography. After the oxide film is etched, the semiconductor substrate is continuously etched, and a channel 120 having a depth exceeding the pn junction is formed from the surface of one side of the semiconductor substrate (refer to FIG. 1(b)). At this time, the pn junction exposed portion A is formed on the inner surface of the channel.

(c)絕緣層形成工序 (c) Insulation layer forming process

其次,通過使用了幹氧(DryO2)的熱氧化法,在溝道120的內面形成由矽氧化膜構成的絕緣層121(參考圖1(c))。將絕緣層121的厚度設定在5nm~60nm的範圍內(例如20nm)。絕緣層121的形成是通過把半導體基體放進擴散爐後,流通氧氣並在900℃的溫度下處理10分鐘而進行的。 當絕緣層121的厚度未滿5nm時,可能會有得不到反向電流降低的效果的情況,另一方面,當絕緣層121的厚度超過60nm時,在隨後的玻璃層形成工序中,可能會有不能通過電泳法形成由玻璃複合物構成的層的情況。 Next, an insulating layer 121 made of a tantalum oxide film is formed on the inner surface of the trench 120 by a thermal oxidation method using dry oxygen (DryO 2 ) (refer to FIG. 1( c )). The thickness of the insulating layer 121 is set in the range of 5 nm to 60 nm (for example, 20 nm). The insulating layer 121 was formed by discharging the semiconductor substrate into a diffusion furnace, flowing oxygen gas, and treating at a temperature of 900 ° C for 10 minutes. When the thickness of the insulating layer 121 is less than 5 nm, there may be a case where the effect of reducing the reverse current is not obtained. On the other hand, when the thickness of the insulating layer 121 exceeds 60 nm, in the subsequent glass layer forming process, There is a case where a layer composed of a glass composite cannot be formed by electrophoresis.

(d)玻璃層形成工序 (d) Glass layer forming process

其次,通過電泳法在溝道120的內面及其近旁的半導體基體 表面形成由半導體接合保護用玻璃複合物構成的層,同時,通過燒製該由半導體接合保護用玻璃複合物構成的層,形成鈍化用的玻璃層124(參考圖1(d))。將燒製溫度設定為900℃。另外,當在溝道120的內面形成由半導體接合保護用玻璃複合物構成的層時,形成這樣的由半導體接合保護用玻璃複合物構成的層:通過絕緣層121覆蓋溝道120的內面。因此,位於溝道120內部的pn結露出部A成為通過絕緣層121被玻璃層124覆蓋的狀態。 Secondly, the semiconductor substrate on the inner surface of the channel 120 and its vicinity by electrophoresis A layer made of a glass composite for semiconductor junction protection is formed on the surface, and a layer made of the glass composite for semiconductor junction protection is fired to form a glass layer 124 for passivation (see FIG. 1(d)). The firing temperature was set to 900 °C. Further, when a layer made of a glass composite for semiconductor junction protection is formed on the inner surface of the trench 120, such a layer composed of a glass composite for semiconductor junction protection is formed: the inner surface of the trench 120 is covered by the insulating layer 121. . Therefore, the pn junction exposed portion A located inside the trench 120 is in a state of being covered by the glass layer 124 through the insulating layer 121.

作為半導體接合保護用玻璃複合物使用的是由玻璃微粒構成的半導體接合保護用玻璃複合物,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且是不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物。 As a glass composite for semiconductor junction protection, a glass composite for semiconductor junction protection comprising glass fine particles obtained by melting a raw material containing at least SiO 2 or Al is used. 2 O 3 , B 2 O 3 , ZnO, and an oxide containing at least two alkaline earth metals of CaO, MgO and BaO, and substantially free of Pb, As, Sb, Li, Na, K, and containing no raw materials Any one of the components is used as a filler for semiconductor bonding protection glass composite.

作為這樣的半導體接合保護用玻璃複合物,最好能夠使用SiO2的含量在41.1mol%~61.1mol%的範圍內,Al2O3的含量在7.4mol%~17.4mol%的範圍內,B2O3的含量在5.8mol%~15.8mol%的範圍內,ZnO的含量在3.0mol%~24.8mol%的範圍內,鹼土金屬的氧化物的含量在5.5mol%~15.5mol%的範圍內,鎳氧化物的含量在0.01mol%~2.0mol%的範圍內的半導體接合保護用玻璃複合物。另外,作為鹼土金屬的氧化物,最好能夠使用CaO的含量在2.8mol%~7.8mol%的範圍內,MgO的含量在1.1mol%~3.1mol%的範圍內,BaO的含量在1.7mol%~4.7mol%的範圍內的鹼土金屬的氧化物。 As such a glass composite for semiconductor junction protection, it is preferable that the content of SiO 2 is in the range of 41.1 mol% to 61.1 mol%, and the content of Al 2 O 3 is in the range of 7.4 mol% to 17.4 mol%, B The content of 2 O 3 is in the range of 5.8 mol% to 15.8 mol%, the content of ZnO is in the range of 3.0 mol% to 24.8 mol%, and the content of oxide of alkaline earth metal is in the range of 5.5 mol% to 15.5 mol%. A glass composite for semiconductor junction protection in which the content of nickel oxide is in the range of 0.01 mol% to 2.0 mol%. Further, as the oxide of the alkaline earth metal, it is preferable to use a CaO content in the range of 2.8 mol% to 7.8 mol%, a MgO content in the range of 1.1 mol% to 3.1 mol%, and a BaO content of 1.7 mol%. An oxide of an alkaline earth metal in the range of 4.7 mol%.

作為半導體接合保護用玻璃複合物使用的是實質上不含有作為發泡劑的多價元素(例如:V、Mn、Sn、Ce、Nb以及Ta)的半導體接 合保護用玻璃複合物。並且,使用不含有有機粘結劑的半導體接合保護用玻璃複合物。 As a glass composite for semiconductor junction protection, a semiconductor junction which does not substantially contain a polyvalent element (for example, V, Mn, Sn, Ce, Nb, and Ta) as a foaming agent is used. Combined glass composite for protection. Further, a glass composite for semiconductor junction protection which does not contain an organic binder is used.

作為半導體接合保護用玻璃複合物的原料,最好使用實質上不含有P的原料。並且,最好使用實質上不含有Bi的原料。 As a raw material of the glass composite for semiconductor junction protection, it is preferable to use a raw material which does not substantially contain P. Further, it is preferred to use a raw material that does not substantially contain Bi.

另外,在這種情況下,含有至少某些特定成分(SiO2、B2O3、A12O3等)不僅包括僅含有該某些特定成分的情況,還包括在玻璃複合物中不僅含有該某些特定成分還進一步含有通常可能含有的成分的情況。另外,實質上不含有某些特定元素(Pb、As、Sb等)是指不將該某些特定元素作為成分含有,但不排除上述特定元素作為雜質混入構成玻璃的各成分的原料中的情況。另外,不含有某些特定元素(Pb、As、Sb等)是指不含有該某些特定元素的氧化物、該某些特定元素的氮化物。另外,不把原料中的任何一種成分作為填充物含有是指:例如在成分為SiO2的情況下,不含有成分SiO2作為由SiO2微粒構成的填埋物、填塞物、填充材料、添加材料等。 Further, in this case, the inclusion of at least some specific components (SiO 2 , B 2 O 3 , A1 2 O 3 , etc.) includes not only the case where only the specific components are contained, but also includes not only the glass composite. The particular ingredients also further contain the ingredients that may normally be present. In addition, the fact that certain specific elements (Pb, As, Sb, etc.) are not substantially contained means that the specific elements are not contained as a component, but the specific elements are not excluded from being mixed into the raw materials of the components constituting the glass. . In addition, the absence of certain specific elements (Pb, As, Sb, etc.) refers to oxides that do not contain certain specific elements, and nitrides of certain specific elements. Further, the inclusion of any one of the raw materials as a filler means that, for example, when the component is SiO 2 , the component SiO 2 is not contained as a filler, a filler, a filler, or a filler composed of SiO 2 fine particles. Materials, etc.

在這裡,將SiO2的含量設定在41.1mol%~61.1mol%的範圍內是因為:當SiO2的含量不足41.1mol%時,可能導致其耐藥品性下降、絕緣性下降等;當SiO2的含量超過61.1mol%時,可能出現燒製溫度變高的傾向。 Here, the content of SiO 2 is set in the range of 41.1 mol% to 61.1 mol% because when the content of SiO 2 is less than 41.1 mol%, the chemical resistance may be lowered, the insulating property may be lowered, etc.; when SiO 2 When the content exceeds 61.1 mol%, the firing temperature tends to increase.

另外,將Al2O3的含量設定在7.4mol%~17.4mol%的範圍內是因為:當Al2O3的含量不足7.4mol%時,可能導致其耐藥品性下降、絕緣性下降等,當Al2O3的含量超過17.4mol%時,可能出現燒製溫度變高的傾向。 In addition, the content of Al 2 O 3 is set in the range of 7.4 mol% to 17.4 mol% because when the content of Al 2 O 3 is less than 7.4 mol%, the chemical resistance may be lowered and the insulating property may be lowered. When the content of Al 2 O 3 exceeds 17.4 mol%, there is a tendency that the firing temperature becomes high.

另外,將B2O3的含量設定在5.8mol%~15.8mol%的範圍內是因為:當B2O3的含量不足5.8mol%時,可能出現燒製溫度變高的傾向;當B2O3的含量超過15.8mol%時,會出現在燒製玻璃層的工序中硼擴散至半導體基體 而導致絕緣性下降的情況。 Further, the content of B 2 O 3 is set in the range of 5.8 mol% to 15.8 mol% because when the content of B 2 O 3 is less than 5.8 mol%, there is a tendency that the firing temperature becomes high; when B 2 When the content of O 3 exceeds 15.8 mol%, boron may diffuse into the semiconductor substrate in the step of firing the glass layer, resulting in a decrease in insulation properties.

另外,將ZnO的含量設定在3.0mol%~24.8mol%的範圍內是因為:當ZnO的含量不足3.0mol%時,可能出現燒製溫度變高的傾向;當ZnO的含量超過24.8mol%時,可能導致其耐藥品性下降、絕緣性下降等。 Further, the content of ZnO is set in the range of 3.0 mol% to 24.8 mol% because when the content of ZnO is less than 3.0 mol%, the tendency of the firing temperature to become high may occur; when the content of ZnO exceeds 24.8 mol% It may cause a decrease in chemical resistance, a decrease in insulation, and the like.

另外,將鹼土金屬的氧化物的含量設定在5.5mol%~15.5mol%的範圍內是因為,當鹼土金屬的氧化物的含量不足5.5mol%時,可能出現燒製燒製溫度變高的傾向;當鹼土金屬的氧化物的含量超過15.5mol%時,可能導致其耐藥品性下降、絕緣性下降等。 In addition, the content of the oxide of the alkaline earth metal is set in the range of 5.5 mol% to 15.5 mol% because when the content of the oxide of the alkaline earth metal is less than 5.5 mol%, the firing temperature may become high. When the content of the oxide of the alkaline earth metal exceeds 15.5 mol%, the chemical resistance may be lowered, the insulation property may be lowered, or the like.

另外,在鹼土金屬的氧化物中,將CaO的含量設定在2.8mol%~7.8mol%的範圍內是因為:當CaO的含量不足2.8mol%時,可能出現燒製燒製溫度變高的傾向;當CaO的含量超過7.8mol%時,可能導致其耐藥品性下降、絕緣性下降等。 Further, in the oxide of an alkaline earth metal, the content of CaO is set in the range of 2.8 mol% to 7.8 mol% because when the content of CaO is less than 2.8 mol%, the tendency of the firing temperature to become high may occur. When the content of CaO exceeds 7.8 mol%, the chemical resistance may be lowered, the insulation may be lowered, or the like.

另外,將MgO的含量設定在1.1mol%~3.1mol%的範圍內是因為:當MgO的含量不足1.1mol%時,可能導致其耐藥品性下降、絕緣性下降等;當MgO的含量超過3.1mol%時,可能出現燒製燒製溫度變高的傾向。 In addition, the content of MgO is set in the range of 1.1 mol% to 3.1 mol% because when the content of MgO is less than 1.1 mol%, the chemical resistance may be lowered, the insulating property may be lowered, and the like; when the content of MgO exceeds 3.1 In the case of mol%, there is a tendency that the firing temperature becomes high.

另外,將BaO的含量設定在1.7mol%~4.7mol%的範圍內是因為:當BaO的含量不足1.7mol%時,可能出現燒製燒製溫度變高的傾向;當BaO的含量超過4.7mol%時,可能導致其耐藥品性下降、絕緣性下降等。 In addition, the content of BaO is set in the range of 1.7 mol% to 4.7 mol% because when the content of BaO is less than 1.7 mol%, the firing temperature may become high; when the content of BaO exceeds 4.7 mol When it is %, it may cause a decrease in chemical resistance and a decrease in insulation properties.

另外,將鎳氧化物的含量設定在0.01mol%~2.0mol%的範圍內是因為:當鎳氧化物的含量不足0.01mol%時,在燒製燒製通過電泳法形成的“由半導體接合保護用玻璃複合物構成的層”的過程中,可能難以抑制從與半導體基體(矽)的邊界面可能產生泡的現象;當鎳氧化物的含量超過 2.0mol%時,可能難以製造均質的玻璃。 In addition, the content of the nickel oxide is set in the range of 0.01 mol% to 2.0 mol% because: when the content of the nickel oxide is less than 0.01 mol%, the "battery joint protection" formed by electrophoresis in the firing is performed. In the process of using a layer composed of a glass composite, it may be difficult to suppress the occurrence of bubbles from the boundary surface with the semiconductor substrate; when the content of nickel oxide exceeds At 2.0 mol%, it may be difficult to produce a homogeneous glass.

可以將實施方式一的半導體接合保護用玻璃複合物通過如下方式製造。即,按上述的構成比(摩爾比)將原料(SiO2、Al(OH)3、H3BO3、ZnO、CaCO3、Mg(OH)2、BaO及NiO(鎳氧化物)調合,並使用混合機充分攪拌後,將這些混合後的原料放入在電爐中上升至預定溫度(例如1550℃)的白金坩堝中,使其熔融預定時間。之後,使熔液從水冷輥流出從而獲得薄片狀的玻璃片(flake)。之後,使用球磨機(bowl mill)等將該玻璃片粉碎至預定的平均粒徑,從而獲得粉末狀的玻璃複合物。然後,將獲得的粉末狀的玻璃複合物直接作為半導體接合保護用玻璃複合物來使用。 The glass composite for semiconductor junction protection of the first embodiment can be produced as follows. That is, the raw materials (SiO 2 , Al(OH) 3 , H 3 BO 3 , ZnO, CaCO 3 , Mg(OH) 2 , BaO, and NiO (nickel oxide) are blended according to the above-described composition ratio (molar ratio), and After sufficiently stirring using a mixer, the mixed raw materials are placed in a platinum crucible which is raised in a furnace to a predetermined temperature (for example, 1550 ° C), and melted for a predetermined time. Thereafter, the melt is discharged from the water-cooling roll to obtain a sheet. The glass flakes are formed. Thereafter, the glass flakes are pulverized to a predetermined average particle diameter using a bowl mill or the like to obtain a powdery glass composite. Then, the obtained powdery glass composite is directly obtained. It is used as a glass composite for semiconductor junction protection.

(e)氧化膜去除工序 (e) Oxide film removal process

其次,在形成了覆蓋玻璃層124的表面的光致抗蝕劑126後,將該光致抗蝕劑126作為掩膜來對氧化膜116進行蝕刻,從而將位於形成鍍鎳電極膜的部位130的氧化膜116去除(參考圖2(a))。 Next, after the photoresist 126 covering the surface of the glass layer 124 is formed, the photoresist 126 is used as a mask to etch the oxide film 116, thereby placing the portion 130 where the nickel plating electrode film is formed. The oxide film 116 is removed (refer to FIG. 2(a)).

(f)粗面化區域形成工序 (f) roughening area forming process

其次,對位於形成鍍鎳電極膜的部位130的半導體基體表面進行粗面化處理,從而形成用於提高鍍鎳電極與半導體基體的密著性的粗面化區域132(參考圖2(b))。 Next, the surface of the semiconductor substrate located at the portion 130 where the nickel plating electrode film is formed is roughened to form a roughened region 132 for improving the adhesion between the nickel plating electrode and the semiconductor substrate (refer to FIG. 2(b) ).

(g)電極形成工序 (g) Electrode forming process

其次,對半導體基體進行鍍鎳,從而在粗面化區域132上形成陽極電極134,同時,在半導體基體的另一側表面形成陰極電極136(參考圖2(c))。陽極電極134和陰極電極136的退火在氮氣中並且在例如600度的 溫度下進行。 Next, the semiconductor substrate is subjected to nickel plating to form the anode electrode 134 on the roughened region 132, and at the same time, the cathode electrode 136 is formed on the other side surface of the semiconductor substrate (refer to Fig. 2(c)). Annealing of anode electrode 134 and cathode electrode 136 in nitrogen and at, for example, 600 degrees Perform at temperature.

(h)半導體基體切斷工序 (h) Semiconductor substrate cutting process

其次,通過切割等在玻璃層124的中央部將半導體基體切斷,再將半導體基體切片化,從而製成半導體裝置(檯面型的pn二極體)100(參考圖2(d))。 Then, the semiconductor substrate is cut at the central portion of the glass layer 124 by dicing or the like, and the semiconductor substrate is sliced to form a semiconductor device (a mesa-type pn diode) 100 (see FIG. 2(d)).

按如上方法可以製造實施方式一涉及的半導體裝置100。 The semiconductor device 100 according to the first embodiment can be manufactured as described above.

根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,從後述的實施例可知,使用不含鉛的玻璃材料,就能夠製造與使用以往的“以矽酸鉛為主要成分的玻璃材料”時同樣高耐壓的半導體裝置。 According to the method for manufacturing a semiconductor device and the semiconductor device according to the first embodiment, it is understood from the examples described later that the use of a glass material containing no lead can produce and use a conventional "glass material containing lead ruthenate as a main component". The same high-voltage semiconductor device.

即,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,能夠滿足所有這些條件:(a)能夠在合適的溫度下(例如900℃以下)燒製燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為了防止工序中的晶片的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性。 另外,在這種情況下,作為半導體接合保護用玻璃複合物,當使用含有SiO2和B2O3總計在55mol%以上的半導體接合保護用玻璃複合物時,耐藥品性提高。 In other words, according to the method for manufacturing a semiconductor device and the semiconductor device according to the first embodiment, all of the conditions can be satisfied: (a) firing can be performed at a suitable temperature (for example, 900 ° C or lower); (b) in the process. The drug to be used is resistant; (c) a linear expansion coefficient having a coefficient of linear expansion close to 矽 in order to prevent bending of the wafer in the process (especially a line having an average linear expansion coefficient close to 矽 at 50 ° C to 550 ° C) The expansion coefficient); and (d) have excellent insulation properties. In addition, in this case, when a glass composite for semiconductor junction protection containing SiO 2 and B 2 O 3 in a total amount of 55 mol% or more is used as the glass composite for semiconductor junction protection, the chemical resistance is improved.

另外,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層124之間存在有比半導體基體的潤濕性高的絕緣層121,因此在燒製燒製由玻璃複合物構成的層從而形成玻璃層的過程中不容易從半導體基體和玻璃層124的邊界面產生泡。所以,不添加或少量添加(2.0mol%以下)鎳氧化物等具有脫泡作用的成分,就能夠抑制 這樣的泡的產生。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device according to the first embodiment, since the insulating layer 121 having higher wettability than the semiconductor substrate exists between the semiconductor substrate and the glass layer 124, the glass is fired by firing. It is not easy to generate bubbles from the boundary faces of the semiconductor substrate and the glass layer 124 during the formation of the layer of the composite to form the glass layer. Therefore, it is possible to suppress without adding or adding a small amount (2.0 mol% or less) of a component having a defoaming action such as nickel oxide. The production of such bubbles.

另外,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層124之間存在有絕緣層121,因此絕緣性提高,並且,從後述的實施例也可知,無論玻璃層的組成和燒製燒製條件,都能夠製造反向漏電流低的穩定的半導體裝置。即,即使SiO2的含量在55mol%以上,即使將燒製時間設定為15分鐘左右,也能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device according to the first embodiment, since the insulating layer 121 exists between the semiconductor substrate and the glass layer 124, the insulating property is improved, and it is also known from the examples described later that the glass is not used. Both the composition of the layer and the firing conditions can produce a stable semiconductor device having a low reverse leakage current. In other words, even when the content of SiO 2 is 55 mol% or more, a stable semiconductor device having a low reverse leakage current can be manufactured even when the firing time is set to about 15 minutes.

另外,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,通過燒製由玻璃微粒構成的半導體接合保護用玻璃複合物構成的層來形成玻璃層,所述玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、B2O3、Al2O3、ZnO,CaO、MgO、以及含有BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,因此,從後述的實施例可知,能夠在比較低的溫度下進行玻璃層的燒製,所以在玻璃層的燒製過程中玻璃層難以結晶,這樣,就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the first embodiment, a glass layer is formed by firing a layer composed of a glass composite for semiconductor junction protection composed of glass fine particles, which is obtained by melting a raw material. The raw material is prepared by containing at least SiO 2 , B 2 O 3 , Al 2 O 3 , ZnO, CaO, MgO, and an oxide containing at least two alkaline earth metals of BaO, and substantially does not contain Since Pb, As, Sb, Li, Na, and K, it can be seen from the examples described later that the glass layer can be fired at a relatively low temperature, so that the glass layer is difficult to crystallize during the firing of the glass layer. Therefore, it is possible to manufacture a stable semiconductor device having a low reverse leakage current.

另外,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,由於通過燒製由不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物構成的層來形成玻璃層,所以在玻璃層的燒製過程中玻璃層難以結晶,這樣就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the first embodiment, the glass layer is formed by firing a layer made of a glass composite for semiconductor junction protection which does not contain any one of the raw materials as a filler. The glass layer is difficult to crystallize during the firing of the glass layer, so that a stable semiconductor device having a low reverse leakage current can be manufactured.

另外,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,由於可以製造具有由比含鉛玻璃的電解率低的無鉛玻璃(不含 有Pb的玻璃)構成的層的半導體裝置,因此在把實施方式一涉及的半導體裝置用樹脂鑄模從而做成樹脂封裝型半導體裝置時,在進行高溫反向偏壓試驗過程中,在鑄模樹脂與玻璃層的邊界面以及玻璃層與半導體層的邊界面不會誘發高密度的離子,其結果是,與使用“以矽酸鉛為主要成分的玻璃材料”製成半導體裝置後將該半導體裝置用樹脂鑄模從而做成的以往的樹脂封裝型半導體裝置相比,更能得到高溫反向偏壓耐量提高的效果。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device according to the first embodiment, it is possible to manufacture lead-free glass having a lower electrolysis rate than lead-containing glass (excluding In the case of the semiconductor device of the first embodiment, when the semiconductor device according to the first embodiment is molded by a resin to form a resin-molded semiconductor device, the mold resin and the mold resin are subjected to a high-temperature reverse bias test. The boundary surface of the glass layer and the boundary surface between the glass layer and the semiconductor layer do not induce high-density ions, and as a result, the semiconductor device is fabricated by using a "glass material containing lead ruthenate as a main component". Compared with the conventional resin-molded semiconductor device formed by resin molding, the effect of improving the high-temperature reverse bias resistance can be obtained.

另外,根據實施方式一涉及的半導體裝置的製造方法以及半導體裝置,由於使用實質上不含有Li、Na、K的玻璃複合物,因此,從後述的實施例(評價專案10)可知,在玻璃複合物中即使含有例如B(硼),在玻璃複合物的燒製過程中B(硼)也不會從玻璃層擴散到矽中,所以能夠製造可信度高的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the first embodiment, since a glass composite that does not substantially contain Li, Na, or K is used, it is known from the later-described embodiment (evaluation project 10) that the glass composite is used. Even if B (boron) is contained, for example, B (boron) does not diffuse from the glass layer into the crucible during the firing of the glass composite, so that a highly reliable semiconductor device can be manufactured.

實施方式二Embodiment 2

實施方式二涉及的半導體裝置的製造方法,與實施方式一涉及的半導體裝置的製造方法同樣是依次包含第一工序,準備具有pn結露出的pn結露出部的矽制半導體元件;第二工序,形成覆蓋pn結露出部的絕緣層;以及第三工序,在絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層,在絕緣層上形成玻璃層的半導體裝置的製造方法。但是,在實施方式二涉及的半導體裝置的製造方法中,與實施方式一涉及的半導體裝置的製造方法不同的是製造平面(planer)型的pn二極體作為半導體裝置。 In the method of manufacturing a semiconductor device according to the second embodiment, in the same manner as the method of manufacturing the semiconductor device according to the first embodiment, the first step is sequentially included, and a germanium semiconductor device having a pn junction exposed portion having a pn junction exposed is prepared. Forming an insulating layer covering the exposed portion of the pn junction; and forming a layer formed of the glass composite for semiconductor junction protection on the insulating layer in the third step, and firing the layer composed of the glass composite for semiconductor junction protection A method of manufacturing a semiconductor device in which a glass layer is formed on an insulating layer. However, in the method of manufacturing a semiconductor device according to the second embodiment, unlike the method of manufacturing a semiconductor device according to the first embodiment, a planar type pn diode is manufactured as a semiconductor device.

圖3和圖4是用於說明實施方式二的半導體裝置的製造方法的圖。圖3(a)~圖3(d)和圖4(a)~圖4(d)為各工序圖。 3 and 4 are views for explaining a method of manufacturing the semiconductor device of the second embodiment. 3(a) to 3(d) and Figs. 4(a) to 4(d) are diagrams of the respective steps.

如圖3和圖4所示,實施方式二涉及的半導體裝置的製造方法依次實施:“半導體基體準備工序”、“p+型擴散層形成工序”、“n+型擴散層形成工序”“絕緣層形成工序”、“玻璃層形成工序”、“蝕刻工序”、以及“電極形成工序”。下面對實施方式二涉及的半導體裝置的製造方法依工序順序進行說明。 As shown in FIG. 3 and FIG. 4, the manufacturing method of the semiconductor device according to the second embodiment is sequentially performed: "semiconductor substrate preparation step", "p + type diffusion layer formation step", "n + type diffusion layer formation step", "insulation". The layer forming step, the "glass layer forming step", the "etching step", and the "electrode forming step". Next, a method of manufacturing the semiconductor device according to the second embodiment will be described in the order of steps.

(a)半導體基體準備工序 (a) Semiconductor substrate preparation process

首先,在n+型半導體基板210上準備n-型外延層212積層的半導體基體(參考圖3(a))。 First, a semiconductor substrate in which an n -type epitaxial layer 212 is laminated is prepared on the n + -type semiconductor substrate 210 (refer to FIG. 3( a )).

(b)p+型擴散層形成工序 (b) p + type diffusion layer forming process

其次,在形成掩膜M1後,通過該掩膜M1,向位於n-型外延層212表面的預定區域通過離子注入法導入p型雜質(例如:硼離子)。之後,通過熱擴散,形成p+型擴散層214(參考圖3(b))。 Next, after the mask M1 is formed, a p-type impurity (for example, boron ions) is introduced into the predetermined region on the surface of the n -type epitaxial layer 212 by ion implantation through the mask M1. Thereafter, a p + -type diffusion layer 214 is formed by thermal diffusion (refer to FIG. 3(b)).

(c)n+型擴散層形成工序 (c) n + type diffusion layer forming process

其次,在去除掩膜M1的同時形成掩膜M2後,通過該掩膜M2,向位於n-型外延層212表面的預定區域通過離子注入法導入n型雜質(例如:砷離子)。之後,通過熱擴散,形成n+型擴散層216(參考圖3(c))。這時,在半導體基體的表面形成了pn結露出部A。 Next, after the mask M2 is formed while the mask M1 is removed, n-type impurities (for example, arsenic ions) are introduced into the predetermined region on the surface of the n - type epitaxial layer 212 by ion implantation through the mask M2. Thereafter, an n + -type diffusion layer 216 is formed by thermal diffusion (refer to FIG. 3(c)). At this time, the pn junction exposed portion A is formed on the surface of the semiconductor substrate.

(d)絕緣層形成工序 (d) Insulation layer formation process

其次,在去除了掩膜M2後,通過使用了幹氧(DryO2)的熱氧化法,在n-型外延層212的表面(以及n+型矽基板210的背面)形成由矽氧化膜構成的絕緣層218(參考圖3(d))。將絕緣層218的厚度設定在5nm~60nm的範圍內(例如20nm)。絕緣層218的形成是通過把半導體基體放進擴散爐 後,流通氧氣並在900℃的溫度下處理10分鐘而進行的。當絕緣層218的厚度未滿5nm時,可能會有得不到反向電流降低的效果的情況,另一方面,當絕緣層218的厚度超過60nm時,在隨後的玻璃層形成工序中,可能會有不能通過電泳法形成由玻璃複合物構成的層的情況。 Next, after the mask M2 is removed, a surface of the n -type epitaxial layer 212 (and the back surface of the n + -type germanium substrate 210) is formed by a tantalum oxide film by a thermal oxidation method using dry oxygen (DryO 2 ). The insulating layer 218 (refer to FIG. 3(d)). The thickness of the insulating layer 218 is set in the range of 5 nm to 60 nm (for example, 20 nm). The insulating layer 218 is formed by placing the semiconductor substrate in a diffusion furnace, flowing oxygen gas, and treating at a temperature of 900 ° C for 10 minutes. When the thickness of the insulating layer 218 is less than 5 nm, there may be a case where the effect of reducing the reverse current is not obtained. On the other hand, when the thickness of the insulating layer 218 exceeds 60 nm, in the subsequent glass layer forming process, There is a case where a layer composed of a glass composite cannot be formed by electrophoresis.

(e)玻璃層形成工序 (e) Glass layer forming process

其次,在絕緣層218的表面,通過電泳法,形成與實施方式一的情況相同的由半導體接合保護用玻璃複合物構成的層,之後,通過燒製該由玻璃複合物構成的層,形成鈍化用的玻璃層220(參考圖4(a))。將燒製溫度設定在例如900℃。 Next, on the surface of the insulating layer 218, a layer composed of a glass composite for semiconductor bonding protection similar to the case of the first embodiment is formed by electrophoresis, and then a layer composed of the glass composite is fired to form passivation. A glass layer 220 is used (refer to Fig. 4(a)). The firing temperature is set to, for example, 900 °C.

(f)蝕刻工序 (f) etching process

其次,在玻璃層220的表面形成了掩膜M3後,對玻璃層220進行蝕刻(參考圖4(b)),然後對絕緣層218進行蝕刻(參考圖4(c))。這樣,在n-型外延層212的表面的預定區域就形成了絕緣層218和玻璃層220。 Next, after the mask M3 is formed on the surface of the glass layer 220, the glass layer 220 is etched (refer to FIG. 4(b)), and then the insulating layer 218 is etched (refer to FIG. 4(c)). Thus, the insulating layer 218 and the glass layer 220 are formed in a predetermined region of the surface of the n - -type epitaxial layer 212.

(g)電極形成工序 (g) Electrode forming process

其次,在去除了掩膜M3後,在被半導體基體的表面的玻璃層220包圍的區域形成陽極電極222(參考圖2(c)),同時,在半導體基體的背面形成陰極電極224。陽極電極222和陰極電極224的退火在氮氣中並在例如600度的溫度下進行。 Next, after the mask M3 is removed, the anode electrode 222 is formed in a region surrounded by the glass layer 220 on the surface of the semiconductor substrate (refer to FIG. 2(c)), and the cathode electrode 224 is formed on the back surface of the semiconductor substrate. Annealing of anode electrode 222 and cathode electrode 224 is carried out in nitrogen at a temperature of, for example, 600 degrees.

(h)半導體基體切斷工序 (h) Semiconductor substrate cutting process

隨後,通過切割等將半導體基體切斷,再將半導體基體切片化,從而製成半導體裝置(平面型的pn二極體)200(參考圖4(d))。 Subsequently, the semiconductor substrate is cut by dicing or the like, and the semiconductor substrate is sliced to form a semiconductor device (planar pn diode) 200 (refer to FIG. 4(d)).

按如上方法,可以製造實施方式二涉及的半導體裝置200。 According to the above method, the semiconductor device 200 according to the second embodiment can be manufactured.

根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,從後述的實施例可知,使用不含鉛的玻璃材料,就能夠製造與使用以往的“以矽酸鉛為主要成分的玻璃材料”時同樣高耐壓的半導體裝置。 According to the method for manufacturing a semiconductor device and the semiconductor device according to the second embodiment, it is understood from the examples described later that the use of a glass material containing no lead can produce and use a conventional "glass material containing lead ruthenate as a main component". The same high-voltage semiconductor device.

即,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣能夠滿足所有這些條件:(a)能夠在合適的溫度下燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為了防止工序中的晶片的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性。 In other words, the semiconductor device manufacturing method and the semiconductor device according to the second embodiment can satisfy all of the conditions similar to the semiconductor device manufacturing method and the semiconductor device according to the first embodiment: (a) can be fired at a suitable temperature; (b) resistance to the drug used in the process; (c) linear expansion coefficient (especially average at 50 ° C to 550 ° C) having a coefficient of linear expansion close to 矽 in order to prevent bending of the wafer in the process The coefficient of linear expansion is close to the coefficient of linear expansion of tantalum; and (d) has excellent insulation.

另外,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層220之間存在有比半導體基體的潤濕性高的絕緣層218,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,在燒製由玻璃複合物構成的層從而形成玻璃層的過程中不容易從半導體基體和玻璃層220的邊界面產生泡。所以,不添加或少量添加(2.0mol%以下)鎳氧化物等具有脫泡作用的成分,就能夠抑制這樣的泡的產生。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device according to the second embodiment, since the insulating layer 218 having higher wettability than the semiconductor substrate exists between the semiconductor substrate and the glass layer 220, the first embodiment is related to the first embodiment. In the method of manufacturing a semiconductor device and the semiconductor device, in the process of firing a layer made of a glass composite to form a glass layer, it is not easy to generate bubbles from the boundary surface between the semiconductor substrate and the glass layer 220. Therefore, the generation of such bubbles can be suppressed without adding or adding a small amount (2.0 mol% or less) of a component having a defoaming action such as nickel oxide.

另外,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層220之間存在有絕緣層218,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,絕緣性提高,並且,從後述的實施例也可知,無論玻璃層的組成和燒製條件,都能夠製造反向漏電流低的穩定的半導體裝置。即,即使SiO2的含量在55mol%以上,即使將燒製時間設定為15分鐘左右,也能夠製造反向漏電流低的穩 定的半導體裝置。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device according to the second embodiment, since the insulating layer 218 is present between the semiconductor substrate and the glass layer 220, it is the same as the method of manufacturing the semiconductor device and the semiconductor device according to the first embodiment. The insulation property is improved, and it is also known from the examples described later that a stable semiconductor device having a low reverse leakage current can be manufactured regardless of the composition of the glass layer and the firing conditions. In other words, even when the content of SiO 2 is 55 mol% or more, a stable semiconductor device having a low reverse leakage current can be manufactured even when the firing time is set to about 15 minutes.

另外,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,通過燒製由玻璃微粒構成的半導體接合保護用玻璃複合物構成的層來形成玻璃層,所述玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、B2O3、Al2O3、ZnO,CaO、MgO、以及含有BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,能夠在比較低的溫度下進行玻璃層的燒製,所以在玻璃層的燒製過程中玻璃層難以結晶,這樣,就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the second embodiment, a glass layer is formed by firing a layer made of a glass composite for semiconductor junction protection composed of glass fine particles, which is obtained by melting a raw material. The raw material is prepared by containing at least SiO 2 , B 2 O 3 , Al 2 O 3 , ZnO, CaO, MgO, and an oxide containing at least two alkaline earth metals of BaO, and substantially does not contain Pb, As, Sb, Li, Na, and K. Therefore, similarly to the method of manufacturing a semiconductor device and the semiconductor device according to the first embodiment, the glass layer can be fired at a relatively low temperature, so that the glass layer is fired. In the process, the glass layer is difficult to crystallize, and thus, it is possible to manufacture a stable semiconductor device having a low reverse leakage current.

另外,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,由於通過燒製由不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物構成的層來形成玻璃層220,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,在玻璃層的燒製過程中玻璃層難以結晶,這樣就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method of manufacturing a semiconductor device and the semiconductor device according to the second embodiment, the glass layer 220 is formed by firing a layer made of a glass composite for semiconductor junction protection which does not contain any one of the raw materials as a filler. Therefore, similarly to the method of manufacturing a semiconductor device and the semiconductor device according to the first embodiment, it is difficult to crystallize the glass layer during the firing of the glass layer, and thus it is possible to manufacture a stable semiconductor device having a low reverse leakage current.

另外,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,在把實施方式二涉及的半導體裝置用樹脂鑄模從而做成樹脂封裝型半導體裝置時,在進行高溫反向偏壓試驗過程中,在鑄模樹脂與玻璃層的邊界面以及玻璃層與半導體層的邊界面不會誘發高密度的離子,其結果是,與使用“以矽酸鉛為主要成分的玻璃材料”製成半導體裝置後,將該半導體裝置用樹脂鑄模從而做成的以往的樹脂封裝型半導體裝置相比,更能得到高溫反向偏壓耐量提高的效果。 In the semiconductor device manufacturing method and the semiconductor device according to the second embodiment, the semiconductor device according to the second embodiment is molded by resin molding to form a resin package. In the case of a semiconductor device, high-density ions are not induced at the boundary surface between the mold resin and the glass layer and the boundary surface between the glass layer and the semiconductor layer during the high-temperature reverse bias test, and as a result, When a semiconductor material is used as a semiconductor material in which a lead bismuth citrate is a main component, the high-temperature reverse bias resistance can be improved as compared with a conventional resin-molded semiconductor device in which the semiconductor device is molded by a resin.

另外,根據實施方式二涉及的半導體裝置的製造方法以及半導體裝置,由於使用實質上不含有Li、Na、K的玻璃複合物,因此,從後述的實施例(評價專案10)可知,在玻璃複合物中即使含有例如B(硼),在玻璃複合物的燒製過程中B(硼)也不會從玻璃層向矽中擴散,所以能夠製造可信度高的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the second embodiment, since a glass composite that does not substantially contain Li, Na, or K is used, it is known from the later-described embodiment (evaluation project 10) that the glass composite is used. Even if B (boron) is contained, for example, B (boron) does not diffuse from the glass layer to the crucible during the firing of the glass composite, so that a highly reliable semiconductor device can be manufactured.

實施方式三Embodiment 3

實施方式三涉及的半導體裝置的製造方法,與實施方式一涉及的半導體裝置的製造方法同樣是依次包括第一工序,準備具有pn結露出的pn結露出部的半導體元件;第二工序,形成覆蓋pn結露出部的絕緣層;以及第三工序,在絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層,在絕緣層上形成玻璃層的半導體裝置的製造方法。並且,作為半導體接合保護用玻璃複合物使用的是由玻璃微粒構成的半導體接合保護用玻璃複合物,所述玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、B2O3、Al2O3、ZnO,CaO、MgO、以及含有BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且是不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物。 In the method of manufacturing a semiconductor device according to the third embodiment, the semiconductor device of the pn junction exposed portion having the pn junction exposed is prepared in the same manner as the method for manufacturing the semiconductor device according to the first embodiment, and the second step is performed to form a cover. In the third step, a layer made of a glass composite for semiconductor bonding protection is formed on the insulating layer, and then a layer made of the glass composite for semiconductor bonding protection is fired, and the insulating layer is formed. A method of manufacturing a semiconductor device on which a glass layer is formed. Further, as a glass composite for semiconductor junction protection, a glass composite for semiconductor junction protection comprising glass fine particles obtained by melting a raw material, the raw material containing at least SiO, is used. 2 , B 2 O 3 , Al 2 O 3 , ZnO, CaO, MgO, and an oxide containing at least two alkaline earth metals of BaO, and substantially no Pb, As, Sb, Li, Na, K, and A glass composite for semiconductor junction protection which does not contain any one of the raw materials as a filler.

但是,在實施方式三涉及的半導體裝置的製造方法以及半導體裝置中,玻璃微粒的原料的構成與實施方式三涉及的半導體裝置的製造方法以及半導體裝置的情況不同。 However, in the method of manufacturing a semiconductor device and the semiconductor device according to the third embodiment, the configuration of the raw material of the glass fine particles is different from the method of manufacturing the semiconductor device and the semiconductor device according to the third embodiment.

即,在實施方式三涉及的半導體裝置的製造方法以及半導體裝置中,作為玻璃微粒的原料使用的原料是:SiO2的含量在 49.5mol%~64.3mol%的範圍內,B2O3的含量在8.4mol%~17.9mol%的範圍內,Al2O3的含量在3.7mol%~14.8mol%的範圍內,ZnO的含量在3.9mol%~14.2mol%的範圍內,鹼土金屬的氧化物的含量在7.4mol%~12.9mol%的範圍內。 In other words, in the method of manufacturing a semiconductor device and the semiconductor device according to the third embodiment, the raw material used as a raw material of the glass fine particles is a content of SiO 2 in a range of 49.5 mol% to 64.3 mol%, and a content of B 2 O 3 . In the range of 8.4 mol% to 17.9 mol%, the content of Al 2 O 3 is in the range of 3.7 mol% to 14.8 mol%, and the content of ZnO is in the range of 3.9 mol% to 14.2 mol%, and the oxide of alkaline earth metal The content is in the range of 7.4 mol% to 12.9 mol%.

該原料含有CaO、MgO及BaO中的全部作為鹼土金屬的氧化物。並且,CaO的含量在2.0mol%~5.3mol%的範圍內,MgO的含量在1.0mol%~2.3mol%的範圍內,BaO的含量在2.6mol%~5.3mol%的範圍內。另外,該原料的SiO2的含量和B2O3的含量的合計值在65mol%~75mol%的範圍內。半導體接合保護用玻璃複合物的50℃~550℃的溫度範圍內的平均線膨脹係數在3.33×10-6~4.08×10-6的範圍內。 This raw material contains all of CaO, MgO, and BaO as an oxide of an alkaline earth metal. Further, the content of CaO is in the range of 2.0 mol% to 5.3 mol%, the content of MgO is in the range of 1.0 mol% to 2.3 mol%, and the content of BaO is in the range of 2.6 mol% to 5.3 mol%. Further, the total value of the content of SiO 2 and the content of B 2 O 3 in the raw material is in the range of 65 mol% to 75 mol%. The average linear expansion coefficient in the temperature range of 50 ° C to 550 ° C of the glass composite for semiconductor bonding protection is in the range of 3.33 × 10 -6 to 4.08 × 10 -6 .

這樣,雖然實施方式三涉及的半導體裝置的製造方法以及半導體裝置的玻璃微粒的原料的構成與實施方式一涉及的半導體裝置的製造方法的情況不同,但與實施方式一涉及的半導體裝置的製造方法同樣,依次包含第一工序,準備具有pn結露出的pn結露出部的半導體元件;第二工序,形成覆蓋pn結露出部的絕緣層;以及第三工序,在絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層,在絕緣層上形成玻璃層的半導體裝置的製造方法。 並且,半導體接合保護用玻璃複合物是由玻璃微粒構成的半導體接合保護用玻璃複合物,所述玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、B2O3、Al2O3、ZnO,CaO、MgO、以及含有BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且是不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物。所以,具有與實施方式一涉及的半導體裝置的製造方法以及半導體裝 置相同的效果。 As described above, the method of manufacturing the semiconductor device according to the third embodiment and the configuration of the raw material of the glass fine particles of the semiconductor device are different from the method of manufacturing the semiconductor device according to the first embodiment, but the method of manufacturing the semiconductor device according to the first embodiment Similarly, the first step includes a first step of preparing a semiconductor element having a pn junction exposed portion having a pn junction exposed, a second step of forming an insulating layer covering the exposed portion of the pn junction, and a third step of forming a semiconductor junction protection on the insulating layer. After a layer made of a glass composite, a method of manufacturing a semiconductor device in which a layer composed of a glass composite for semiconductor bonding is fired and a glass layer is formed on the insulating layer is used. Further, the glass composite for semiconductor junction protection is a glass composite for semiconductor junction protection comprising glass fine particles obtained by melting a raw material obtained by melting a raw material containing at least SiO 2 and B. 2 O 3 , Al 2 O 3 , ZnO, CaO, MgO, and an oxide containing at least two alkaline earth metals of BaO, and substantially containing no Pb, As, Sb, Li, Na, K, and containing no raw materials Any one of the components is used as a filler for semiconductor bonding protection glass composite. Therefore, it has the same effects as the manufacturing method of the semiconductor device and the semiconductor device according to the first embodiment.

即,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,從後述的實施例也可知,能夠提供一種使用不含鉛的玻璃材料,就能夠製造與使用以往的“以矽酸鉛為主要成分的玻璃材料”時同樣高耐壓的半導體裝置。換言之,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣能夠滿足所有這些條件:(a)能夠在合適的溫度下(例如900℃以下)燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為了防止工序中的晶片的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性。 In other words, according to the method for manufacturing a semiconductor device and the semiconductor device according to the third embodiment, it is also possible to provide a glass material containing no lead, and it is possible to manufacture and use conventional lead bismuth citrate. The glass material of the composition is also a high-voltage semiconductor device. In other words, according to the semiconductor device manufacturing method and the semiconductor device according to the third embodiment, it is possible to satisfy all of the conditions similar to the semiconductor device manufacturing method and the semiconductor device according to the first embodiment: (a) can be at a suitable temperature (for example, 900). (C) is fired; (b) is resistant to the drug used in the process; (c) has a linear expansion coefficient close to the linear expansion coefficient of the crucible (especially at 50 ° C) in order to prevent bending of the wafer in the process. The average linear expansion coefficient at ~550 ° C is close to the linear expansion coefficient of 矽; and (d) has excellent insulation.

另外,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層之間存在有比半導體基體的潤濕性高的絕緣層,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,在燒製由玻璃複合物構成的層從而形成玻璃層的過程中不容易從半導體基體和玻璃層的邊界面產生泡。所以,不添加或少量添加(2.0mol%以下)鎳氧化物等具有脫泡作用的成分,就能夠抑制這樣的泡的產生。 Further, according to the semiconductor device manufacturing method and the semiconductor device according to the third embodiment, since the insulating layer having higher wettability than the semiconductor substrate exists between the semiconductor substrate and the glass layer, the semiconductor device according to the first embodiment In the same manner as in the semiconductor device, in the process of firing a layer made of a glass composite to form a glass layer, it is not easy to generate bubbles from the boundary surface between the semiconductor substrate and the glass layer. Therefore, the generation of such bubbles can be suppressed without adding or adding a small amount (2.0 mol% or less) of a component having a defoaming action such as nickel oxide.

另外,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,由於在半導體基體和玻璃層之間存在有絕緣層,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,絕緣性提高,並且,從後述的實施例也可知,無論玻璃層的組成和燒製條件,都能夠製 造反向漏電流低的穩定的半導體裝置。即,即使SiO2的含量在55mol%以上,即使將燒製時間設定為15分鐘左右,也能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the third embodiment, since the insulating layer exists between the semiconductor substrate and the glass layer, the insulating method is the same as the semiconductor device according to the first embodiment, and the insulating device is insulated. Further, it is also known from the examples described later that a stable semiconductor device having a low reverse leakage current can be manufactured regardless of the composition of the glass layer and the firing conditions. In other words, even when the content of SiO 2 is 55 mol% or more, a stable semiconductor device having a low reverse leakage current can be manufactured even when the firing time is set to about 15 minutes.

另外,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,由於通過燒製由玻璃微粒構成的半導體接合保護用玻璃複合物來形成玻璃層,所述玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、B2O3、Al2O3、ZnO,CaO、MgO、以及含有BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且是不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,能夠在比較低的溫度下進行玻璃層的燒製,所以在玻璃層的燒製過程中玻璃層難以結晶,這樣,就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the third embodiment, the glass layer is formed by firing a glass composite for semiconductor junction protection composed of glass fine particles, which is obtained by melting the raw material. The raw material is prepared by containing at least SiO 2 , B 2 O 3 , Al 2 O 3 , ZnO, CaO, MgO, and an oxide containing at least two alkaline earth metals of BaO, and substantially does not contain Pb, In the same manner as the semiconductor device manufacturing method and the semiconductor device according to the first embodiment, the semiconductor composition for protection of the semiconductor device, which is a filler, does not contain any one of the raw materials, and the like. Since the glass layer can be fired at a relatively low temperature, it is difficult to crystallize the glass layer during the firing of the glass layer, and thus, it is possible to manufacture a stable semiconductor device having a low reverse leakage current.

另外,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,由於通過燒製由不含有原料中的任何一種成分作為填充物的半導體接合保護用玻璃複合物構成的層來形成玻璃層124,因此,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置同樣,在玻璃層的燒製過程中玻璃層難以結晶,這樣就能夠製造反向漏電流低的穩定的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the third embodiment, the glass layer 124 is formed by firing a layer made of a glass composite for semiconductor junction protection which does not contain any one of the raw materials as a filler. Therefore, similarly to the method of manufacturing a semiconductor device and the semiconductor device according to the first embodiment, it is difficult to crystallize the glass layer during the firing of the glass layer, and thus it is possible to manufacture a stable semiconductor device having a low reverse leakage current.

另外,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,與實施方式一涉及的半導體裝置的製造方法以及半導體裝置的情況同樣,在把實施方式三涉及的半導體裝置用樹脂鑄模從而做成樹脂封裝型半導體裝置時,在進行高溫反向偏壓試驗過程中,在鑄模樹脂與玻璃層的邊界面以及玻璃層與半導體層的邊界面不會誘發高密度的離子,其結 果是,與使用“以矽酸鉛為主要成分的玻璃材料”製成半導體裝置後,將該半導體裝置用樹脂鑄模從而做成的以往的樹脂封裝型半導體裝置相比,更能得到高溫反向偏壓耐量提高的效果。 In the method of manufacturing a semiconductor device and the semiconductor device according to the third embodiment, the semiconductor device according to the third embodiment is molded by resin molding in the same manner as in the case of the semiconductor device manufacturing method and the semiconductor device according to the first embodiment. In the resin-packaged semiconductor device, high-density ions are not induced at the boundary surface between the mold resin and the glass layer and the boundary surface between the glass layer and the semiconductor layer during the high-temperature reverse bias test. In the case of using a semiconductor device using "a glass material containing lead ruthenate as a main component", it is possible to obtain a high-temperature reversal in comparison with a conventional resin-molded semiconductor device in which the semiconductor device is molded by resin molding. The effect of increased bias tolerance.

另外,根據實施方式三涉及的半導體裝置的製造方法以及半導體裝置,由於使用實質上不含有Li、Na、K的玻璃複合物,因此,從後述的實施例(評價專案10)可知,在玻璃複合物中即使含有例如B(硼),在玻璃複合物的燒製過程中B(硼)也不會從玻璃層擴散到矽中,所以能夠製造可信度高的半導體裝置。 Further, according to the method for manufacturing a semiconductor device and the semiconductor device according to the third embodiment, since a glass composite that does not substantially contain Li, Na, or K is used, it is known from the later-described embodiment (evaluation project 10) that the glass composite is used. Even if B (boron) is contained, for example, B (boron) does not diffuse from the glass layer into the crucible during the firing of the glass composite, so that a highly reliable semiconductor device can be manufactured.

實施例Example

試料的調製 Sample preparation

圖5是顯示實施例的條件和結果的圖表。按實施例1~11以及比較例1~6所示的組成比(參考圖5)調合原料,再將其用混合機充分攪拌,之後,將該混合後的原料放入在電爐中上升至預定溫度(1350℃~1550℃)的白金坩堝中,熔融2小時。之後,使熔液從水冷輥流出,獲得薄片狀的玻璃片。然後將該玻璃片用球磨機粉碎至平均料徑為5μm的粉末,獲得粉末狀的玻璃複合物。 Figure 5 is a graph showing the conditions and results of the examples. The raw materials were blended according to the composition ratios shown in Examples 1 to 11 and Comparative Examples 1 to 6 (refer to Fig. 5), and then thoroughly stirred by a mixer, and then the mixed raw materials were placed in an electric furnace and raised to a predetermined temperature. Melt in a platinum crucible at a temperature of 1350 ° C to 1550 ° C for 2 hours. Thereafter, the melt was allowed to flow out from the water-cooling roll to obtain a sheet-like glass piece. Then, the glass piece was pulverized by a ball mill to a powder having an average diameter of 5 μm to obtain a powdery glass composite.

另外,在实施例中使用的原料为SiO2、Al2O3、H3BO3、ZnO、CaCO3、MgO、BaCO3、NiO(镍氧化物)、ZrO2、PbO、K2O、以及Na2O。 Further, the raw materials used in the examples are SiO 2 , Al 2 O 3 , H 3 BO 3 , ZnO, CaCO 3 , MgO, BaCO 3 , NiO (nickel oxide), ZrO 2 , PbO, K 2 O, and Na 2 O.

2.評價 2. Evaluation

對通過上述方法獲得的各玻璃複合物進行以下評價項目的評價。另外,關於評價項目1~9中的評價項目5、6、8、9,在實施例1~11中是在絕緣層上形成玻璃層,而在比較例1~6中是在半導體基體上直接形成了 玻璃層。玻璃層的燒製是在800℃~900℃的溫度下進行,且燒製時間被設定為15分鐘。另外,實施例1~3的玻璃複合物是在實施方式一中使用的玻璃複合物包含的玻璃複合物,而實施例4~11的玻璃複合物是實施方式三中使用的玻璃複合物包含的玻璃複合物。另外,比較例1的玻璃複合物是以往的“以矽酸鉛為主要成分的玻璃複合物”。另外,比較例2的玻璃複合物是以往已知的“無鉛的玻璃複合物”(日本電器玻璃製造的鋅系鈍化玻璃GP014)。另外,比較例3的玻璃複合物與實施例6的玻璃複合物相同。另外,比較例4的玻璃複合物是以實施例6的玻璃複合物為基底且含有3.0mol%的NiO(鎳氧化物)的玻璃複合物。另外,比較例5的玻璃複合物與實施例1的玻璃複合物相同。另外,比較例6的玻璃複合物是同時含有B和鹼金屬的玻璃複合物(SiO2-Ba2O3-K2O-Na2O系玻璃複合物)。 Each of the glass composites obtained by the above method was evaluated for the following evaluation items. Further, regarding the evaluation items 5, 6, 8, and 9 in the evaluation items 1 to 9, in the examples 1 to 11, the glass layer was formed on the insulating layer, and in the comparative examples 1 to 6, the semiconductor layer was directly formed. A glass layer is formed. The firing of the glass layer was carried out at a temperature of 800 ° C to 900 ° C, and the firing time was set to 15 minutes. Further, the glass composites of Examples 1 to 3 are glass composites contained in the glass composite used in the first embodiment, and the glass composites of Examples 4 to 11 are contained in the glass composite used in the third embodiment. Glass composite. Further, the glass composite of Comparative Example 1 is a conventional "glass composite containing lead ruthenate as a main component". Further, the glass composite of Comparative Example 2 is a conventionally known "lead-free glass composite" (zinc-based passivation glass GP014 manufactured by Nippon Electric Glass). Further, the glass composite of Comparative Example 3 was the same as the glass composite of Example 6. Further, the glass composite of Comparative Example 4 was a glass composite containing the glass composite of Example 6 and containing 3.0 mol% of NiO (nickel oxide). Further, the glass composite of Comparative Example 5 was the same as the glass composite of Example 1. Further, the glass composite of Comparative Example 6 is a glass composite (SiO 2 -Ba 2 O 3 -K 2 O-Na 2 O-based glass composite) containing both B and an alkali metal.

(1)評價專案1(環境負荷) (1) Evaluation project 1 (environmental load)

本發明的目的之一在於:使用不含鉛的玻璃材料,就能夠製造與使用以往的“以矽酸鉛為主要成分的玻璃材料”時同樣高耐壓的半導體裝置。因此,當不含有鉛成分時評價為“○”(表示“好”),當含有鉛成分時則評價為“×”(表示“不好”)。 One of the objects of the present invention is to enable a semiconductor device having a high withstand voltage similar to that of the conventional "glass material containing lead ruthenate as a main component" by using a glass material containing no lead. Therefore, when the lead component is not contained, it is evaluated as "○" (indicating "good"), and when the lead component is contained, it is evaluated as "x" (indicating "not good").

(2)評價專案2(燒製溫度) (2) Evaluation project 2 (firing temperature)

如果燒製溫度過高,在製造中會給半導體裝置帶來較大影響,因而當燒製溫度在900℃以下時評價為“○”,當燒製溫度超過900℃時則評價為“×”。 If the firing temperature is too high, it will have a large influence on the semiconductor device during manufacturing. Therefore, when the firing temperature is below 900 ° C, it is evaluated as "○", and when the firing temperature exceeds 900 ° C, it is evaluated as "×". .

(3)評價專案3(耐藥品性) (3) Evaluation project 3 (chemical resistance)

當玻璃複合物對王水和電鍍液均表現出難溶性時評價為 “○”,當對王水和電鍍液中的至少一種表現出溶解性時則評價為“×”。 When the glass composite shows poor solubility to both aqua regia and electroplating solution, it is evaluated as "○" is evaluated as "X" when it exhibits solubility to at least one of aqua regia and a plating solution.

(4)評價項目4(平均線膨脹係數) (4) Evaluation item 4 (average linear expansion coefficient)

用上述“1.試料的調製”欄中獲得的熔液製作薄片狀的玻璃板,然後使用該薄片狀的玻璃板測定50℃~550℃的玻璃複合物的平均線膨脹係數。其結果是,當50℃~550℃的玻璃複合物的平均線膨脹係數與矽的平均線膨脹係數(3.73×10-6)的差在0.7×10-6以下時評價為“○”,當該差超過0.7×10-6時則評價為“×”。平均線膨脹係數的測定使用島津製作所製造的熱機械分析裝置TMA-60,將長度為20mm的矽單晶作為標準試料,通過全膨脹測定法(升溫速度10℃/分)來進行。 A sheet-like glass plate was produced by the melt obtained in the above section "1. Preparation of sample", and the average linear expansion coefficient of the glass composite at 50 ° C to 550 ° C was measured using the sheet-shaped glass plate. As a result, when the difference between the average linear expansion coefficient of the glass composite of 50 ° C to 550 ° C and the average linear expansion coefficient of 矽 (3.73 × 10 -6 ) is 0.7 × 10 -6 or less, it is evaluated as "○". When the difference exceeds 0.7 × 10 -6 , it is evaluated as "x". The measurement of the average linear expansion coefficient was carried out by using a thermomechanical analyzer TMA-60 manufactured by Shimadzu Corporation, and a single crystal of a length of 20 mm was used as a standard sample by a full expansion measurement method (temperature rising rate: 10 ° C/min).

(5)評價專案5(有無結晶化) (5) Evaluation project 5 (with or without crystallization)

在通過與實施方式一涉及的半導體裝置的製造方法相同的方法製作半導體裝置(pn二極體)的過程中,當沒有發生結晶化而完成了玻璃化時評價為“○”,當由於結晶化而沒有完成玻璃化時則評價為“×”。 In the process of fabricating a semiconductor device (pn diode) by the same method as the method of manufacturing a semiconductor device according to the first embodiment, when crystallization is not performed and vitrification is completed, "○" is evaluated, and crystallization is performed. When the vitrification is not completed, it is evaluated as "X".

(6)評價專案6(有無泡的產生) (6) Evaluation project 6 (with or without bubble generation)

通過與實施方式一的半導體裝置的製造方法相同的方法製作半導體裝置(pn二極體),觀察在玻璃層124的內部(特別是與半導體基體的邊界面近旁)是否產生了泡(初步評價)。另外,在10mm角的半導體基體上塗敷實施例1~11和比較例1~6涉及的玻璃複合物,從而形成由半導體接合保護用玻璃複合物構成的層,同時,通過燒製該半導體接合保護用玻璃複合物構成的層來形成玻璃層,然後觀察在玻璃層的內部(特別是與半導體基體的邊界面近旁)是否產生了泡(正式評價) A semiconductor device (pn diode) was produced by the same method as the method of manufacturing a semiconductor device according to the first embodiment, and it was observed whether or not bubbles were generated inside the glass layer 124 (particularly near the boundary surface of the semiconductor substrate) (preliminary evaluation). . Further, the glass composites of Examples 1 to 11 and Comparative Examples 1 to 6 were applied onto a semiconductor substrate having a 10 mm angle to form a layer composed of a glass composite for semiconductor junction protection, and the semiconductor junction was protected by firing. A layer composed of a glass composite is used to form a glass layer, and then it is observed whether or not bubbles are generated inside the glass layer (particularly near the boundary surface of the semiconductor substrate) (official evaluation)

圖6是用於說明初步評價中在玻璃層124的內部產生的泡b的圖。圖6(a)是未產生泡b時的半導體裝置的截面圖,圖6(b)是產生了泡b時的半導體裝置的截面圖。圖7是用於說明正式評價中在玻璃層124的內部產生的泡b的照片。圖7(a)是將未產生泡b時的半導體基體和玻璃層的邊界面放大顯示的照片,圖7(b)是將產生了泡b時的半導體基體和玻璃層的邊界面放大顯示的照片。通過實驗結果明確了:初步評價的結果與本發明的評價結果有著良好的對應關係。另外,在正式評價中,當在玻璃層的內部未產生直徑在50μm以上的泡時評價為“○”,當在玻璃層的內部產生了1~20個直徑在50μm以上的泡時評價為“△”(表示“不太好”),當在玻璃層的內部產生了20個以上直徑在50μm以上的泡時評價為“×”。 FIG. 6 is a view for explaining bubbles B generated inside the glass layer 124 in the preliminary evaluation. Fig. 6(a) is a cross-sectional view of the semiconductor device when bubble b is not generated, and Fig. 6(b) is a cross-sectional view of the semiconductor device when bubble b is generated. FIG. 7 is a photograph for explaining bubbles b generated inside the glass layer 124 in the formal evaluation. Fig. 7(a) is a magnified photograph showing a boundary surface between a semiconductor substrate and a glass layer when no bubble b is generated, and Fig. 7(b) is an enlarged view showing a boundary surface between a semiconductor substrate and a glass layer when bubble b is generated. photo. It is clear from the experimental results that the results of the preliminary evaluation have a good correspondence with the evaluation results of the present invention. In addition, in the formal evaluation, when bubbles having a diameter of 50 μm or more were not generated inside the glass layer, it was evaluated as “○”, and when 1 to 20 bubbles having a diameter of 50 μm or more were generated inside the glass layer, it was evaluated as “ △" (indicating "not very good") was evaluated as "x" when 20 or more bubbles having a diameter of 50 μm or more were generated inside the glass layer.

圖8是包含半導體基體和玻璃層的部分的截面TEM照片。從圖8明確了在半導體基體和玻璃層之間存在有絕緣層(層厚:約20nm)。 Figure 8 is a cross-sectional TEM photograph of a portion including a semiconductor substrate and a glass layer. It is clear from Fig. 8 that an insulating layer (layer thickness: about 20 nm) exists between the semiconductor substrate and the glass layer.

(7)評價專案7(有無鎳氧化物的添加) (7) Evaluation project 7 (with or without the addition of nickel oxide)

本發明的目的之一在於:在燒製由玻璃複合物構成的層從而形成玻璃層的過程中,不添加或少量添加(2.0mol%以下)鎳氧化物等具有脫泡作用的成分,就能夠抑制從半導體基體和玻璃層的邊界面可能產生泡的現象。因此,當不添加鎳氧化物時,評價為“◎”(表示“很好”),當雖然添加鎳氧化物但其添加量在2.0mol%以下時,評價為“○”,當鎳氧化物的添加量超過2.0mol%時,則評價為“×”。 One of the objects of the present invention is to enable a defoaming component such as nickel oxide to be added or added in a small amount (2.0 mol% or less) in a process of forming a glass layer by firing a layer composed of a glass composite. The phenomenon that bubbles may be generated from the boundary surface of the semiconductor substrate and the glass layer is suppressed. Therefore, when nickel oxide is not added, it is evaluated as "?" (indicating "very good"), and when nickel oxide is added but the amount of addition is 2.0 mol% or less, it is evaluated as "○", when nickel oxide When the amount added was more than 2.0 mol%, it was evaluated as "x".

(8)評價專案8(反向漏電流) (8) Evaluation project 8 (reverse leakage current)

通過和實施方式一涉及的半導體裝置的製造方法相同的方法製造半導體裝置(pn二極體),測定製造出的半導體裝置的反向電流。圖 9是顯示實施例中的反向電流的圖。其中,圖9(a)是顯示實施例1中的反向漏電流的圖,圖9(b)是顯示比較例5中的反向漏電流的圖。其結果是,當施加600V的反方向電壓VR時,如果反向漏電流在1μA以下,評價為“○”,如果反向漏電流IR超過1μA,則評價為“×”。 A semiconductor device (pn diode) is manufactured by the same method as the method of manufacturing a semiconductor device according to the first embodiment, and a reverse current of the manufactured semiconductor device is measured. Figure 9 is a graph showing the reverse current in the embodiment. 9(a) is a view showing reverse leakage current in the first embodiment, and FIG. 9(b) is a view showing reverse leakage current in the comparative example 5. As a result, when a reverse voltage VR of 600 V was applied, if the reverse leakage current was 1 μA or less, it was evaluated as “○”, and if the reverse leakage current IR exceeded 1 μA, it was evaluated as “×”.

(9)評價專案9(高溫反向偏壓耐量) (9) Evaluation project 9 (high temperature reverse bias tolerance)

將通過和實施方式一涉及的半導體裝置的製造方法相同的方法製造的半導體裝置用樹脂鑄模做成樹脂封裝型半導體裝置,對這個樹脂封裝型半導體裝置進行高溫反向偏壓試驗,從而測定高溫反向偏壓耐量。高溫反向偏壓耐量的測定是通過向溫度條件被設定為175℃的恒溫槽和高溫偏壓試驗機中投入試料後,在對陽極電極和陰極電極之間施加了600V的電位的狀態下,總共經過20小時且每5分鐘測定一次反向電流而進行的。 The semiconductor device manufactured by the method similar to the method for manufacturing a semiconductor device according to the first embodiment is molded into a resin-molded semiconductor device, and the resin-packaged semiconductor device is subjected to a high-temperature reverse bias test to measure the high temperature. Toward bias tolerance. The high-temperature reverse bias tolerance was measured by applying a sample to a constant temperature bath and a high-temperature bias tester set to a temperature of 175 ° C, and applying a potential of 600 V between the anode electrode and the cathode electrode. A total of 20 hours was measured and a reverse current was measured every 5 minutes.

圖10是顯示高溫反向偏壓試驗的結果的圖。在圖10中,實線表示的是使用實施例1的玻璃複合物製成的試料的反向漏電流;虛線表示的是使用比較例1的玻璃複合物製成的試料的反向漏電流。如圖10所示,對於使用比較例1的玻璃複合物製成的試料,反向漏電流在高溫反向偏壓試驗開始後就隨著溫度的上升而增大,之後,隨著時間的經過反向漏電流繼續增大,在高溫反向偏壓試驗開始後3個小時,達到了預定的反向漏電流的值,因此結束高溫反向偏壓試驗。與此相對,也明確了對於使用實施例1的玻璃複合物製成的試料,反向漏電流在高溫反向偏壓試驗開始後就隨著溫度的上升而增大,之後反向漏電流幾乎不再增大。這樣,如果在高溫反向偏壓試驗開始後反向漏電流就隨著溫度的上升而增大,之後反向漏電流幾乎不再增大,則評價為“○”,如果在高溫反向偏壓試驗開始後反向漏電流就 隨著溫度的上升而增大,之後反向漏電流隨著時間的經過繼續增大,則評價為“×”。 Fig. 10 is a graph showing the results of a high temperature reverse bias test. In Fig. 10, the solid line indicates the reverse leakage current of the sample prepared using the glass composite of Example 1, and the broken line indicates the reverse leakage current of the sample prepared using the glass composite of Comparative Example 1. As shown in FIG. 10, for the sample prepared using the glass composite of Comparative Example 1, the reverse leakage current increased as the temperature rised after the start of the high-temperature reverse bias test, and then, as time passed The reverse leakage current continues to increase, and the value of the predetermined reverse leakage current is reached 3 hours after the start of the high temperature reverse bias test, thus ending the high temperature reverse bias test. On the other hand, it is also clear that for the sample prepared using the glass composite of Example 1, the reverse leakage current increases as the temperature rises after the start of the high-temperature reverse bias test, and then the reverse leakage current is almost No longer increase. Thus, if the reverse leakage current increases as the temperature rises after the high-temperature reverse bias test starts, and then the reverse leakage current hardly increases, the evaluation is "○", if the reverse bias is at high temperature. Reverse leakage current after the start of the pressure test As the temperature increases, the reverse leakage current continues to increase with the passage of time, and is evaluated as "x".

(10)評價專案10(有無來自玻璃層的B的擴散) (10) Evaluation project 10 (with or without diffusion from B in the glass layer)

在n型矽基板(雜質濃度:2.0×1014cm-3)的表面通過電泳法形成了玻璃複合物層後,將其在800℃的濕氧中燒製從而形成玻璃層。作為玻璃複合物使用的是實施例1的玻璃複合物和比較例6的玻璃複合物。之後,通過氟酸去除玻璃層從而使n型矽基板的表面露出。之後,在從n型矽的表面沿深度方向,使用擴展電阻測定裝置(日本SSM株式會社製造:SSM2000)來測定SRP分佈(Spreading Resistance Profiler),並從獲得的擴展電阻計算出雜質濃度。 A glass composite layer was formed by electrophoresis on the surface of an n-type germanium substrate (impurity concentration: 2.0 × 10 14 cm -3 ), and then fired in wet oxygen at 800 ° C to form a glass layer. As the glass composite, the glass composite of Example 1 and the glass composite of Comparative Example 6 were used. Thereafter, the glass layer is removed by hydrofluoric acid to expose the surface of the n-type germanium substrate. Thereafter, the SRP distribution (Spreading Resistance Profiler) was measured in the depth direction from the surface of the n-type crucible in the depth direction using an extended resistance measuring device (manufactured by SSM Corporation, Japan), and the impurity concentration was calculated from the obtained expansion resistance.

圖11是顯示從矽表面沿深度方向的雜質濃度分佈的圖。在圖11中,實線表示的是使用實施例1的玻璃複合物製成的試料的雜質濃度分佈;虛線表示的是使用比較例6的玻璃複合物製成的試料的雜質濃度分佈。 從圖11中明確了:在使用比較例6的玻璃複合物製成的試料的矽表面形成了10nm深的p型雜質層。這表示在同時含有B(硼)和鹼金屬的玻璃複合物中,在玻璃複合物的燒製過程中,B(硼)從玻璃層擴散到矽中。與此相對,也明確了在使用實施例1的玻璃複合物製成的試料的矽表面沒有形成p型雜質層。這表示在不含有鹼金屬的玻璃複合物中,即使是在含有例如B(硼)的情況下,在玻璃複合物的燒製過程中,B(硼)也不會從玻璃層擴散到矽中。 因此,當玻璃複合物為雖然含有B(硼)但在玻璃複合物的燒製過程中B(硼)不會從玻璃層擴散到矽中的玻璃複合物時,評價為“○”,當為在複合物的燒製過程中B(硼)從玻璃層擴散到矽中的玻璃複合物時,評價為“×”。 Fig. 11 is a view showing an impurity concentration distribution in the depth direction from the surface of the crucible. In Fig. 11, the solid line indicates the impurity concentration distribution of the sample prepared using the glass composite of Example 1, and the broken line indicates the impurity concentration distribution of the sample prepared using the glass composite of Comparative Example 6. It is clear from Fig. 11 that a p-type impurity layer having a depth of 10 nm was formed on the surface of the crucible of the sample prepared using the glass composite of Comparative Example 6. This means that in a glass composite containing both B (boron) and an alkali metal, B (boron) diffuses from the glass layer into the crucible during the firing of the glass composite. On the other hand, it was also confirmed that the p-type impurity layer was not formed on the surface of the crucible of the sample prepared using the glass composite of Example 1. This means that in a glass composite not containing an alkali metal, even in the case of containing, for example, B (boron), B (boron) does not diffuse from the glass layer into the crucible during the firing of the glass composite. . Therefore, when the glass composite is a glass composite which contains B (boron) but does not diffuse from the glass layer into the crucible during the firing of the glass composite, it is evaluated as "○", when When B (boron) was diffused from the glass layer to the glass composite in the crucible during the firing of the composite, it was evaluated as "x".

(10)綜合評價 (10) Comprehensive evaluation

當在上述評價專案1~10中沒有“△”或“×”時,評價為“○”;當在各評價中有至少有一個“△”或“×”時,則評價為“×”。 When there is no "△" or "X" in the above evaluation items 1 to 10, the evaluation is "○"; when there is at least one "△" or "×" in each evaluation, it is evaluated as "X".

3.評價結果 3. Evaluation results

從圖5可知,比較例1~6的玻璃複合物都在至少一個評價專案中有“×”的評價,因此得到了“×”的總評價。即,比較例1在評價專案1,9中得到了“×”的評價。另外,比較例2在評價專案3中得到了“×”的評價。另外,比較例3在評價專案6中得到了“×”的評價。另外,比較例4在評價專案5,7中得到了“×”的評價。另外,比較例5在評價專案8中得到了“×”的評價。另外,比較例6在評價專案8,10中得到了“×”的評價。 As is clear from Fig. 5, the glass composites of Comparative Examples 1 to 6 all had an evaluation of "x" in at least one evaluation project, and thus a total evaluation of "x" was obtained. That is, Comparative Example 1 obtained an evaluation of "X" in the evaluation projects 1, 9. Further, in Comparative Example 2, an evaluation of "X" was obtained in Evaluation Project 3. Further, in Comparative Example 3, an evaluation of "x" was obtained in Evaluation Project 6. Further, in Comparative Example 4, evaluation of "x" was obtained in Evaluation Items 5, 7. Further, in Comparative Example 5, an evaluation of "x" was obtained in Evaluation Project 8. Further, Comparative Example 6 was evaluated as "X" in Evaluation Items 8,10.

與此相對,實施例1在所有的評價專案(評價專案1~10)中均被評價為“○”,實施例2~11在評價專案1~9中均被評價為“○”或“◎”。其結果是,實施例1~11涉及的半導體裝置的製造方法是一種能夠製造如下的半導體裝置的半導體裝置的製造方法:使用不含鉛的玻璃材料,同時,還滿足(a)能夠在合適的溫度下(例如900℃以下)燒製;(b)對在工序中使用的藥品具有耐藥性;(c)為了防止工序中的晶片的彎曲,具有接近矽的線膨脹係數的線膨脹係數(特別是在50℃~550℃下的平均線膨脹係數接近矽的線膨脹係數);以及(d)具有優良的絕緣性等所有條件,進一步,還滿足以下條件:(e)在玻璃化的過程中不產生結晶化,(f)在通過電泳法燒製由玻璃複合物構成的層的過程中,抑制從與半導體基體的邊界面可能產生泡的現象,從而抑制半導體裝置的反向耐壓特性劣化這一情況的發生,(g)其結果是,能夠把NiO(鎳氧化物)的添加量抑制在2.0mol% 以下;(h)反向漏電流低;以及(i)具有較高的高溫反向偏壓耐量。 On the other hand, Example 1 was evaluated as "○" in all evaluation items (evaluation items 1 to 10), and Examples 2 to 11 were evaluated as "○" or "◎ in evaluation items 1 to 9". ". As a result, the method of manufacturing the semiconductor device according to the first to eleventh embodiments is a method of manufacturing a semiconductor device capable of producing a semiconductor device using a lead-free glass material and satisfying (a) a suitable one. (b) is resistant to chemicals used in the process; (c) has a linear expansion coefficient close to the linear expansion coefficient of the crucible in order to prevent bending of the wafer in the process ( In particular, the average linear expansion coefficient at 50 ° C to 550 ° C is close to the linear expansion coefficient of 矽; and (d) all conditions such as excellent insulation, and further, the following conditions are satisfied: (e) in the process of vitrification (a) in the process of firing a layer composed of a glass composite by electrophoresis, suppressing the occurrence of bubbles from the boundary surface with the semiconductor substrate, thereby suppressing the reverse withstand voltage characteristics of the semiconductor device. The occurrence of deterioration occurs, (g) as a result, the amount of NiO (nickel oxide) can be suppressed to 2.0 mol%. Below; (h) the reverse leakage current is low; and (i) has a high high temperature reverse bias tolerance.

另外,通過比較例5涉及的半導體裝置的製造方法製造的半導體裝置如圖9(b)所示,比通過實施例1涉及的半導體裝置的製造方法製造的半導體裝置的反向電流高,但在施加600V的反方向電壓VR時的反向電流在4μA左右,處在根據用途能夠充分使用的水準。 In addition, as shown in FIG. 9(b), the semiconductor device manufactured by the method for manufacturing a semiconductor device according to the fifth embodiment has a higher reverse current than the semiconductor device manufactured by the method for manufacturing a semiconductor device according to the first embodiment. When the reverse voltage VR of 600 V is applied, the reverse current is about 4 μA, which is a level that can be sufficiently used depending on the application.

以上基於上述實施方式對本發明的半導體裝置的製造方法以及半導體裝置進行了說明,但本發明並不以此為限,只要是不脫離其主旨的範圍內均可以實施,例如還可以是如下的變形。 Although the method of manufacturing the semiconductor device and the semiconductor device of the present invention have been described above based on the above embodiments, the present invention is not limited thereto, and may be implemented without departing from the scope of the invention. For example, the following modifications may be made. .

(1)在上述各實施方式中,使用了實施方式一所述的半導體接合保護用玻璃複合物來形成玻璃層,但本發明並不以此為限,也可以使用不含NiO(鎳氧化物)的半導體接合保護用玻璃複合物來形成玻璃層。 (1) In the above embodiments, the glass layer for forming a semiconductor joint for protection according to the first embodiment is used. However, the present invention is not limited thereto, and NiO-free (nickel oxide) may be used. The glass composite for semiconductor junction protection forms a glass layer.

(2)在上述各實施方式中,使用了電泳法來形成玻璃層,但本發明並不以此為限。例如,也可以通過旋塗膜(spin-coat)法、網屏(screen)印刷法、或其他玻璃層形成方法形成玻璃層。 (2) In each of the above embodiments, the glass layer is formed by electrophoresis, but the invention is not limited thereto. For example, the glass layer may be formed by a spin-coat method, a screen printing method, or another glass layer forming method.

(3)在上述各實施方式中,將絕緣層的厚度設定在5nm~60nm的範圍內並且使用了電泳法來形成玻璃層,但本發明並不以此為限。也可以將絕緣層的厚度設定在5nm~100nm的範圍內並通過其他玻璃層形成方法來形成玻璃層。在這種情況下,當絕緣層的厚度未滿5nm時,可能會有不能獲得反向電流降低的效果的情況。另一方面,當絕緣層的厚度超過100nm時,可能會有在隨後的玻璃層形成工序中不能通過旋塗膜法、絲網印刷法、或其他玻璃層形成方法來形成高品質的由玻璃複合物構成的層的情況。 (3) In each of the above embodiments, the thickness of the insulating layer is set to be in the range of 5 nm to 60 nm, and the glass layer is formed by electrophoresis, but the invention is not limited thereto. The thickness of the insulating layer may be set in the range of 5 nm to 100 nm and the glass layer may be formed by another glass layer forming method. In this case, when the thickness of the insulating layer is less than 5 nm, there may be a case where the effect of the reverse current reduction cannot be obtained. On the other hand, when the thickness of the insulating layer exceeds 100 nm, there may be a possibility of forming a high-quality glass composite by a spin coating method, a screen printing method, or another glass layer forming method in the subsequent glass layer forming process. The case of the layer formed by the object.

(4)在上述各實施方式中,通過使用了幹氧(DryO2)的熱氧化法,形成由矽氧化膜構成的絕緣層,但本發明並不以此為限。例如,也可以通過使用了幹氧和氮(DryO2+N2)的熱氧化法,形成由矽氧化膜構成的絕緣層,也可以通過使用了濕氧(WetO2)的熱氧化法,形成由矽氧化膜構成的絕緣層,也可以通過使用了濕氧和氮(WetO2+N2)的熱氧化法,形成由矽氧化膜構成的絕緣層。另外,也可以通過CVD形成由矽氧化膜構成的絕緣層。進一步,還可以形成矽氧化膜以外的絕緣層(例如:由矽氮化膜構成的絕緣層)。 (4) In the above embodiments, the insulating layer composed of the tantalum oxide film is formed by a thermal oxidation method using dry oxygen (DryO 2 ), but the present invention is not limited thereto. For example, an insulating layer composed of a tantalum oxide film may be formed by a thermal oxidation method using dry oxygen and nitrogen (DryO 2 + N 2 ), or may be formed by a thermal oxidation method using wet oxygen (WetO 2 ). An insulating layer made of a tantalum oxide film may be formed by a thermal oxidation method using wet oxygen and nitrogen (WetO 2 + N 2 ) to form an insulating layer made of a tantalum oxide film. Further, an insulating layer made of a tantalum oxide film may be formed by CVD. Further, an insulating layer other than the tantalum oxide film (for example, an insulating layer made of a tantalum nitride film) may be formed.

(5)在上述各實施方式中,以二極體(檯面型的pn二極體、平面型的pn二極體)為例對本發明進行了說明,但本發明並不以此為限。 pn結露出的所有半導體裝置(例如:晶閘管、功率MOSFET、IGBT等)都適用于本發明。 (5) In the above embodiments, the present invention has been described by taking a diode (a mesa-type pn diode or a planar pn diode) as an example, but the present invention is not limited thereto. All semiconductor devices exposed by the pn junction (for example, thyristors, power MOSFETs, IGBTs, etc.) are suitable for use in the present invention.

(6)在上述各實施方式中,作為半導體基板使用了由矽構成的基板,但本發明並不以此為限。例如:也可以使用SiC基板、GaN基板、或GaO基板等半導體基板。 (6) In the above embodiments, the substrate made of tantalum is used as the semiconductor substrate, but the invention is not limited thereto. For example, a semiconductor substrate such as a SiC substrate, a GaN substrate, or a GaO substrate may be used.

(7)在本發明的半導體裝置的製造方法以及半導體裝置中,最好使用在玻璃複合物層的燒製過程中難以結晶化的玻璃複合物。這樣,能夠製造反向漏電流低的穩定的半導體裝置。在這一點上,本發明與在玻璃複合物層的燒製過程中使玻璃複合物變為結晶化程度高的微晶玻璃(glass-ceramic)的日本特開昭和63-117929號公報中所述的技術不同。 (7) In the method of manufacturing a semiconductor device and the semiconductor device of the present invention, it is preferable to use a glass composite which is difficult to crystallize during the firing of the glass composite layer. In this way, it is possible to manufacture a stable semiconductor device having a low reverse leakage current. In this regard, the present invention is described in Japanese Laid-Open Patent Publication No. SHO-63-117929, the disclosure of which is incorporated herein by reference. The technology is different.

(8)在本發明的半導體裝置的製造方法以及半導體裝置中,最好使用實質上不含有Bi的原料。這樣,在玻璃複合物層的燒製過程中 玻璃層難以結晶化,因此能夠製造反向漏電流低的穩定的半導體裝置。在這一點上,本發明與使用含有Bi的原料的日本特表2005-525287號公報中所述的技術不同。 (8) In the method of manufacturing a semiconductor device and the semiconductor device of the present invention, it is preferable to use a material which does not substantially contain Bi. In this way, during the firing of the glass composite layer Since the glass layer is difficult to crystallize, it is possible to manufacture a stable semiconductor device having a low reverse leakage current. In this regard, the present invention is different from the technique described in Japanese Laid-Open Patent Publication No. 2005-525287, which uses a raw material containing Bi.

(9)在本發明的半導體裝置的製造方法以及半導體裝置中,最好使用實質上不含有Cu的原料。這樣,在玻璃複合物層的燒製過程中玻璃層難以結晶化,因此能夠製造反向漏電流低的穩定的半導體裝置。 在這一點上,本發明與使用含有Cu的原料的日本特開2001-287984號公報中所述的技術不同。 (9) In the method of manufacturing a semiconductor device and the semiconductor device of the present invention, it is preferable to use a material that does not substantially contain Cu. As described above, since the glass layer is hard to be crystallized during the firing of the glass composite layer, it is possible to manufacture a stable semiconductor device having a low reverse leakage current. In this regard, the present invention is different from the technique described in Japanese Laid-Open Patent Publication No. 2001-287984, which uses a raw material containing Cu.

(10)在本發明的半導體裝置的製造方法以及半導體裝置中,使用了實質上不含有Li和Pb的原料。在這一點上,本發明與使用含有Li和Pb的原料的的日本特開2002-16272號公報中所述的技術不同。 (10) In the method of manufacturing a semiconductor device and the semiconductor device of the present invention, a material that does not substantially contain Li and Pb is used. In this regard, the present invention is different from the technique described in Japanese Laid-Open Patent Publication No. 2002-16272, which uses a raw material containing Li and Pb.

(11)在日本特開昭和53-36463號公報中,記載了作為鈍化用的玻璃層而使用鋅系玻璃(氧化鋅的含量最高的玻璃)的情況。但是,鋅系玻璃耐藥品性低(參考上述實施例的比較例2),不容易被應用在本發明的半導體裝置的製造方法以及半導體裝置中。 In the case of the glass layer for passivation, zinc-based glass (glass having the highest content of zinc oxide) is used as described in Japanese Laid-Open Patent Publication No. 53-36463. However, the zinc-based glass has low chemical resistance (refer to Comparative Example 2 of the above embodiment), and is not easily applied to the method of manufacturing a semiconductor device and the semiconductor device of the present invention.

(12)在本發明的半導體裝置的製造方法以及半導體裝置中,最好使用實質上不含有P的原料。這樣,就防止了在玻璃複合物層的燒製過程中P(磷)從玻璃層擴散到半導體基體,因此能夠製造可信度高的半導體裝置。 (12) In the method of manufacturing a semiconductor device and the semiconductor device of the present invention, it is preferable to use a material which does not substantially contain P. Thus, P (phosphorus) is prevented from diffusing from the glass layer to the semiconductor substrate during the firing of the glass composite layer, so that a highly reliable semiconductor device can be manufactured.

Claims (26)

一種半導體裝置的製造方法,依次包含:第一工序,準備具有pn結露出的pn結露出部的半導體元件;第二工序,形成覆蓋所述pn結露出部的絕緣層;以及第三工序,在所述絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製由該半導體接合保護用玻璃複合物構成的層,在所述絕緣層上形成玻璃層,其特徵在於:其中,所述半導體接合保護用玻璃複合物由玻璃微粒構成,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且半導體接合保護用玻璃複合物不含有所述原料中的任何一種成分作為填充物,所述半導體接合保護用玻璃複合物的SiO2的含量在41.1mol%~61.1mol%的範圍內,Al2O3的含量在7.4mol%~17.4mol%的範圍內,B2O3的含量在5.8mol%~15.8mol%的範圍內,ZnO的含量在3.0mol%~24.8mol%的範圍內,鹼土金屬的氧化物的含量在5.5mol%~15.5mol%的範圍內。 A method of manufacturing a semiconductor device, comprising: a first step of preparing a semiconductor element having a pn junction exposed portion having a pn junction exposed; a second step of forming an insulating layer covering the exposed portion of the pn junction; and a third step of After forming a layer made of a glass composite for semiconductor junction protection on the insulating layer, a layer made of the glass composite for semiconductor junction protection is fired, and a glass layer is formed on the insulating layer, wherein The glass composite for protecting a semiconductor junction is composed of glass fine particles obtained by melting a raw material, and the raw material contains at least SiO 2 , Al 2 O 3 , B 2 O 3 , ZnO and an oxide containing at least two kinds of alkaline earth metals of CaO, MgO, and BaO, and substantially containing no Pb, As, Sb, Li, Na, and K, and the glass composite for semiconductor junction protection does not contain the raw material any one component as a filler, the content of the glass protecting a semiconductor junction composite SiO 2 in the range of 41.1mol% ~ 61.1mol%, Al 2 O 3 content is at 7.4mol% ~ 17.4mol% of Inner circle, the content of B 2 O 3 in the range of 5.8mol% ~ 15.8mol%, the content of ZnO is in the range of 3.0mol% ~ 24.8mol%, an alkaline earth metal oxide content in 5.5mol% ~ 15.5mol %In the range. 根據請求項1所述的半導體裝置的製造方法,其特徵在於:其中,所述半導體接合保護用玻璃複合物實質上不含有作為脫泡劑的多價元素。 The method of manufacturing a semiconductor device according to claim 1, wherein the glass composite for protecting a semiconductor junction does not substantially contain a polyvalent element as a defoaming agent. 根據請求項2所述的半導體裝置的製造方法,其特徵在於:其中,所述多价元素包括V、Mn、Sn、Ce、Nb以及Ta。 The method of manufacturing a semiconductor device according to claim 2, wherein the multivalent element comprises V, Mn, Sn, Ce, Nb, and Ta. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於: 其中,所述原料實質上不含有P。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, characterized in that Wherein, the raw material does not substantially contain P. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,所述原料實質上不含有Bi。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the raw material does not substantially contain Bi. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,所述半導體接合保護用玻璃複合物不含有有機粘結劑。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the glass composite for protecting a semiconductor junction does not contain an organic binder. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,在所述第三工序中,在900℃以下的溫度下燒製由所述半導體接合保護用玻璃複合物構成的層。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein in the third step, the semiconductor bonding protective glass is fired at a temperature of 900 ° C or lower. A layer composed of a composite. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,所述絕緣層由矽氧化物構成。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the insulating layer is made of tantalum oxide. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,在所述第二工序中,使所述絕緣層形成為厚度在5nm~100nm的範圍內。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein in the second step, the insulating layer is formed to have a thickness in a range of 5 nm to 100 nm. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,在所述第三工序中,使用電泳法來形成由所述玻璃複合物構成的層。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein in the third step, a layer made of the glass composite is formed by an electrophoresis method. 根據請求項10所述的半導體裝置的製造方法,其特徵在於:其中,在所述第二工序中,使所述絕緣層形成為厚度在5nm~60nm的範圍內。 The method of manufacturing a semiconductor device according to claim 10, wherein in the second step, the insulating layer is formed to have a thickness in a range of 5 nm to 60 nm. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於,其中,所述第一工序包括準備具有與主面平行的pn結的半導體基體的工序;以及通過從所述半導體基體的一側的表面形成深度超過所述pn結的溝道,在所述溝道的內面形成所述pn結露出部的工序,所述第二工序包括在所述溝道的內面形成覆蓋所述pn結露出部的所述絕緣 層的工序,在所述第三工序中,包括在所述絕緣層上形成所述玻璃層的工序。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the first step includes a step of preparing a semiconductor substrate having a pn junction parallel to a main surface; a surface of one side of the semiconductor substrate is formed to have a depth exceeding a channel of the pn junction, and a step of forming the exposed portion of the pn junction is formed on an inner surface of the channel, and the second process is included in the channel Forming the insulation covering the exposed portion of the pn junction The step of forming a layer includes the step of forming the glass layer on the insulating layer in the third step. 根據請求項12所述的半導體裝置的製造方法,其特徵在於:其中,在所述第二工序中,通過熱氧化法形成所述絕緣層。 The method of manufacturing a semiconductor device according to claim 12, wherein in the second step, the insulating layer is formed by a thermal oxidation method. 根據請求項12所述的半導體裝置的製造方法,其特徵在於:其中,在所述第二工序中,通過堆積法形成所述絕緣層。 The method of manufacturing a semiconductor device according to claim 12, wherein in the second step, the insulating layer is formed by a deposition method. 根據請求項1~3中任一項所述的半導體裝置的製造方法,其特徵在於:其中,第一工序包含在半導體基體的表面形成所述pn結露出部的工序,第二工序包含在所述半導體基體的表面形成覆蓋所述pn結露出部的所述絕緣層的工序,在第三工序中,包括在所述絕緣層上形成所述玻璃層的工序。 The method of manufacturing a semiconductor device according to any one of claims 1 to 3, wherein the first step includes a step of forming the pn junction exposed portion on a surface of the semiconductor substrate, and the second step includes The step of forming the insulating layer covering the exposed portion of the pn junction in the surface of the semiconductor substrate, and the step of forming the glass layer on the insulating layer in the third step. 根據請求項15所述的半導體裝置的製造方法,其特徵在於:其中,在所述第二工序中,通過熱氧化法形成所述絕緣層。 The method of manufacturing a semiconductor device according to claim 15, wherein in the second step, the insulating layer is formed by a thermal oxidation method. 根據請求項15所述的半導體裝置的製造方法,其特徵在於:其中,在所述第二工序中,通過堆積法形成所述絕緣層。 The method of manufacturing a semiconductor device according to claim 15, wherein in the second step, the insulating layer is formed by a deposition method. 根據請求項1所述的半導體裝置的製造方法,其特徵在於:其中,所述第三工序中的玻璃複合物在燒製形成玻璃層的過程中不會形成結晶。 The method of manufacturing a semiconductor device according to claim 1, wherein the glass composite in the third step does not form crystals during firing to form a glass layer. 一種半導體裝置的製造方法,依次包含:第一工序,準備具有pn結露出的pn結露出部的半導體元件;第二工序,形成覆蓋所述pn結露出部的絕緣層;以及第三工序,在所述絕緣層上形成由半導體接合保護用玻璃複合物構成的層 後,通過燒製由該半導體接合保護用玻璃複合物構成的層,在所述絕緣層上形成玻璃層,其特徵在於:其中,所述半導體接合保護用玻璃複合物由玻璃微粒構成,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且半導體接合保護用玻璃複合物不含有所述原料中的任何一種成分作為填充物,所述半導體接合保護用玻璃複合物的SiO2的含量在49.5mol%~64.3mol%的範圍內,B2O3的含量在8.4mol%~17.9mol%的範圍內,Al2O3的含量在3.7mol%~14.8mol%的範圍內,ZnO的含量在3.9mol%~14.2mol%的範圍內,鹼土金屬的氧化物的含量在7.4mol%~12.9mol%的範圍內。 A method of manufacturing a semiconductor device, comprising: a first step of preparing a semiconductor element having a pn junction exposed portion having a pn junction exposed; a second step of forming an insulating layer covering the exposed portion of the pn junction; and a third step of After forming a layer made of a glass composite for semiconductor junction protection on the insulating layer, a layer made of the glass composite for semiconductor junction protection is fired, and a glass layer is formed on the insulating layer, wherein The glass composite for protecting a semiconductor junction is composed of glass fine particles obtained by melting a raw material, and the raw material contains at least SiO 2 , Al 2 O 3 , B 2 O 3 , ZnO and an oxide containing at least two kinds of alkaline earth metals of CaO, MgO, and BaO, and substantially containing no Pb, As, Sb, Li, Na, and K, and the glass composite for semiconductor junction protection does not contain the raw material Any of the components as a filler, the semiconductor bonding protective glass composite has a SiO 2 content of 49.5 mol% to 64.3 mol%, and a B 2 O 3 content of 8.4 mol% to 17.9 mol%. Within the range, the content of Al 2 O 3 is in the range of 3.7 mol% to 14.8 mol%, the content of ZnO is in the range of 3.9 mol% to 14.2 mol%, and the content of oxide of alkaline earth metal is in the range of 7.4 mol% to 12.9 mol. %In the range. 根據請求項19所述的半導體裝置的製造方法,其特徵在於:其中,所述第三工序中的玻璃複合物在燒製形成玻璃層的過程中不會形成結晶。 The method of manufacturing a semiconductor device according to claim 19, wherein the glass composite in the third step does not form crystals during firing to form a glass layer. 一種半導體裝置,包括:具有pn結露出的pn結露出部的半導體元件;被形成為覆蓋所述pn結露出部的絕緣層;以及在所述絕緣層上被形成的玻璃層,所述玻璃層是在所述絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層而形成的,其特徵在於:其中,所述半導體接合保護用玻璃複合物由玻璃微粒構成,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質 上不含有Pb、As、Sb、Li、Na、K,並且半導體接合保護用玻璃複合物不含有所述原料中的任何一種成分作為填充物,所述半導體接合保護用玻璃複合物的SiO2的含量在41.1mol%~61.1mol%的範圍內,Al2O3的含量在7.4mol%~17.4mol%的範圍內,B2O3的含量在5.8mol%~15.8mol%的範圍內,ZnO的含量在3.0mol%~24.8mol%的範圍內,鹼土金屬的氧化物的含量在5.5mol%~15.5mol%的範圍內。 A semiconductor device comprising: a semiconductor element having a pn junction exposed portion exposed by a pn junction; an insulating layer formed to cover the pn junction exposed portion; and a glass layer formed on the insulating layer, the glass layer It is formed by forming a layer made of a glass composite for semiconductor junction protection on the insulating layer, and then firing the layer made of the glass composite for semiconductor junction protection, wherein the semiconductor junction The glass composite for protection is composed of glass fine particles obtained by melting a molten material containing at least SiO 2 , Al 2 O 3 , B 2 O 3 , ZnO, and CaO. An oxide of at least two alkaline earth metals of MgO and BaO, and substantially free of Pb, As, Sb, Li, Na, and K, and the glass composite for semiconductor junction protection does not contain any one of the raw materials. In the filler, the content of SiO 2 in the glass composite for semiconductor junction protection is in the range of 41.1 mol% to 61.1 mol%, and the content of Al 2 O 3 is in the range of 7.4 mol% to 17.4 mol%, B 2 O 3 content is 5 In the range of .8 mol% to 15.8 mol%, the content of ZnO is in the range of 3.0 mol% to 24.8 mol%, and the content of the oxide of the alkaline earth metal is in the range of 5.5 mol% to 15.5 mol%. 根據請求項21所述的半導體裝置,其特徵在於:其中,所述原料實質不含有Bi。 The semiconductor device according to claim 21, wherein the raw material does not substantially contain Bi. 根據請求項21所述的半導體裝置,其特徵在於:其中,所述玻璃層中不含有結晶。 The semiconductor device according to claim 21, wherein the glass layer does not contain crystals. 一種半導體裝置,包括:具有pn結露出的pn結露出部的半導體元件;被形成為覆蓋所述pn結露出部的絕緣層;以及在所述絕緣層上被形成的玻璃層,所述玻璃層是在所述絕緣層上形成由半導體接合保護用玻璃複合物構成的層後,通過燒製該由半導體接合保護用玻璃複合物構成的層而形成的,其特徵在於:其中,所述半導體接合保護用玻璃複合物由玻璃微粒構成,該玻璃微粒是從原料熔化後所得的熔液而製成的,所述原料至少含有SiO2、Al2O3、B2O3、ZnO、以及含有CaO,MgO和BaO中至少兩種鹼土金屬的氧化物,且實質上不含有Pb、As、Sb、Li、Na、K,並且半導體接合保護用玻璃複合物不含有所述原料中的任何一種成分作為填充物,所述半導體接合保護用玻璃複合物的SiO2的含量在49.5mol%~64.3mol%的範圍內,B2O3的含量在8.4mol%~17.9mol%的範圍內,Al2O3的含量在3.7mol%~14.8mol%的範圍內, ZnO的含量在3.9mol%~14.2mol%的範圍內,鹼土金屬的氧化物的含量在7.4mol%~12.9mol%的範圍內。 A semiconductor device comprising: a semiconductor element having a pn junction exposed portion exposed by a pn junction; an insulating layer formed to cover the pn junction exposed portion; and a glass layer formed on the insulating layer, the glass layer It is formed by forming a layer made of a glass composite for semiconductor junction protection on the insulating layer, and then firing the layer made of the glass composite for semiconductor junction protection, wherein the semiconductor junction The glass composite for protection is composed of glass fine particles obtained by melting a molten material containing at least SiO 2 , Al 2 O 3 , B 2 O 3 , ZnO, and CaO. An oxide of at least two alkaline earth metals of MgO and BaO, and substantially free of Pb, As, Sb, Li, Na, and K, and the glass composite for semiconductor junction protection does not contain any one of the raw materials. In the filler, the content of SiO 2 in the glass composite for semiconductor junction protection is in the range of 49.5 mol% to 64.3 mol%, and the content of B 2 O 3 is in the range of 8.4 mol% to 17.9 mol%, and Al 2 O 3 content in 3 In the range of .7mol% to 14.8mol%, the content of ZnO is in the range of 3.9mol% to 14.2mol%, and the content of oxides of alkaline earth metals is in the range of 7.4mol% to 12.9mol%. 根據請求項24所述的半導體裝置,其特徵在於:其中,所述原料實質不含有Bi。 The semiconductor device according to claim 24, wherein the raw material does not substantially contain Bi. 根據請求項24所述的半導體裝置,其特徵在於:其中,所述玻璃層中不含有結晶。 The semiconductor device according to claim 24, wherein the glass layer does not contain crystals.
TW102113292A 2012-05-08 2013-04-15 Half A manufacturing method of a conductor device, and a semiconductor device TWI553738B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
PCT/JP2012/061780 WO2012160962A1 (en) 2011-05-23 2012-05-08 Semiconductor device production method and semiconductor device
PCT/JP2012/061779 WO2012160961A1 (en) 2011-05-23 2012-05-08 Semiconductor device production method and semiconductor device
PCT/JP2012/080795 WO2013168314A1 (en) 2012-05-08 2012-11-28 Semiconductor device production method and semiconductor device

Publications (2)

Publication Number Publication Date
TW201401379A TW201401379A (en) 2014-01-01
TWI553738B true TWI553738B (en) 2016-10-11

Family

ID=49550943

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102113292A TWI553738B (en) 2012-05-08 2013-04-15 Half A manufacturing method of a conductor device, and a semiconductor device

Country Status (7)

Country Link
JP (1) JP5340511B1 (en)
CN (1) CN103518254B (en)
DE (1) DE112012003178B4 (en)
FR (1) FR2990561B1 (en)
NL (1) NL2010635C2 (en)
TW (1) TWI553738B (en)
WO (1) WO2013168314A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI657512B (en) * 2017-04-19 2019-04-21 新電元工業股份有限公司 Method for manufacturing semiconductor device

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2013168521A1 (en) * 2012-05-08 2016-01-07 新電元工業株式会社 Resin-sealed semiconductor device and manufacturing method thereof
WO2016067477A1 (en) * 2014-10-31 2016-05-06 新電元工業株式会社 Method for manufacturing semiconductor device and resist glass
US9978882B2 (en) 2014-11-13 2018-05-22 Shindengen Electric Manufacturing Co., Ltd. Method of manufacturing semiconductor device and glass film forming apparatus
WO2017134808A1 (en) * 2016-02-05 2017-08-10 新電元工業株式会社 Method for producing semiconductor device
US10707302B2 (en) 2016-11-25 2020-07-07 Shindengen Electric Manufacturing Co., Ltd. Semiconductor device manufacturing method and semiconductor device
WO2018096643A1 (en) * 2016-11-25 2018-05-31 新電元工業株式会社 Semiconductor device production method, and semiconductor device
FR3079662B1 (en) * 2018-03-30 2020-02-28 Soitec SUBSTRATE FOR RADIO FREQUENCY APPLICATIONS AND MANUFACTURING METHOD THEREOF
JP7461210B2 (en) * 2020-05-14 2024-04-03 株式会社日立製作所 Manufacturing method of semiconductor device
FR3145646A1 (en) * 2023-02-08 2024-08-09 Stmicroelectronics International N.V. Formation of a power electronic component

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02163938A (en) * 1988-12-16 1990-06-25 Fuji Electric Co Ltd Manufacture of semiconductor element
US20040018931A1 (en) * 2002-05-15 2004-01-29 Ferro Corporation Electronic device having lead and cadmium free electronic overglaze applied thereto
JP2005298259A (en) * 2004-04-09 2005-10-27 Murata Mfg Co Ltd Glass ceramic raw material composition, glass ceramic sintered compact, and glass ceramic multilayer substrate
US20090225525A1 (en) * 2006-05-08 2009-09-10 Ibiden Co., Ltd. Inductor and electric power supply using it
TW201127770A (en) * 2009-12-24 2011-08-16 Lg Innotek Co Ltd Glass frit, paste composition, and solar cell
TW201210978A (en) * 2010-03-25 2012-03-16 Hitachi Ltd Glass composition and conductive paste for aluminum electrode wiring, electronic component provided with the aluminum electrode wiring, and method for producing the electronic component

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1180908A (en) 1966-11-17 1970-02-11 English Electric Co Ltd Improvements in or relating to processes for Forming an Insulating Coating on Silicon, and to Coated Silicon
JPS5240071A (en) * 1975-09-26 1977-03-28 Hitachi Ltd Semiconductor device
JPS5951137B2 (en) 1976-09-16 1984-12-12 三菱電機株式会社 Manufacturing method of semiconductor device
JPS5393783A (en) * 1977-01-26 1978-08-17 Nec Home Electronics Ltd Mesa type semiconductor device
JPS5526656A (en) * 1978-08-17 1980-02-26 Hitachi Ltd Semiconductor element coverd with glass
FR2458144A1 (en) * 1979-05-29 1980-12-26 Thomson Csf Passivation of flush junction on semiconductor surface - using layer of polycrystalline silicon contg. oxygen, then silicon nitride, silica, and finally glass
FR2487576A1 (en) * 1980-07-24 1982-01-29 Thomson Csf PROCESS FOR THE MANUFACTURE OF GLASSIVE MESA DIODES
US4727048A (en) * 1981-03-16 1988-02-23 Fairchild Camera & Instrument Corporation Process for making isolated semiconductor structure
JPS57202742A (en) * 1981-06-09 1982-12-11 Toshiba Corp Glass for semiconductor coating
DE3247938A1 (en) * 1982-12-24 1984-07-05 SEMIKRON Gesellschaft für Gleichrichterbau u. Elektronik mbH, 8500 Nürnberg Semiconductor device having high reverse-voltage handling capacity
US4714687A (en) 1986-10-27 1987-12-22 Corning Glass Works Glass-ceramics suitable for dielectric substrates
JPH01186629A (en) * 1988-01-14 1989-07-26 Rohm Co Ltd Manufacture of mesa-type semiconductor device
JPH05336463A (en) 1992-06-03 1993-12-17 Sony Corp Television receiver
JP3339549B2 (en) 1996-10-14 2002-10-28 株式会社日立製作所 Glass-coated semiconductor device and method of manufacturing the same
JP2001220230A (en) 2000-02-09 2001-08-14 Murata Mfg Co Ltd Dielectric porcelain composition
JP2002016272A (en) 2000-06-30 2002-01-18 Kyocera Corp Photoelectric conversion device
JP3943341B2 (en) 2001-02-23 2007-07-11 日本電気硝子株式会社 Glass ceramic composition
JP4022113B2 (en) * 2002-08-28 2007-12-12 新電元工業株式会社 Semiconductor device manufacturing method and semiconductor device
DE102006013077A1 (en) * 2006-03-22 2007-09-27 Semikron Elektronik Gmbh & Co. Kg Power semiconductor component with secondary passivation layer and associated manufacturing method
DE102006062428B4 (en) * 2006-12-27 2012-10-18 Schott Ag A method of manufacturing a lead-free glass passivated electronic component and an electronic component with lead-free glass applied and the use thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02163938A (en) * 1988-12-16 1990-06-25 Fuji Electric Co Ltd Manufacture of semiconductor element
US20040018931A1 (en) * 2002-05-15 2004-01-29 Ferro Corporation Electronic device having lead and cadmium free electronic overglaze applied thereto
JP2005298259A (en) * 2004-04-09 2005-10-27 Murata Mfg Co Ltd Glass ceramic raw material composition, glass ceramic sintered compact, and glass ceramic multilayer substrate
US20090225525A1 (en) * 2006-05-08 2009-09-10 Ibiden Co., Ltd. Inductor and electric power supply using it
TW201127770A (en) * 2009-12-24 2011-08-16 Lg Innotek Co Ltd Glass frit, paste composition, and solar cell
TW201210978A (en) * 2010-03-25 2012-03-16 Hitachi Ltd Glass composition and conductive paste for aluminum electrode wiring, electronic component provided with the aluminum electrode wiring, and method for producing the electronic component

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI657512B (en) * 2017-04-19 2019-04-21 新電元工業股份有限公司 Method for manufacturing semiconductor device

Also Published As

Publication number Publication date
CN103518254B (en) 2016-07-20
WO2013168314A1 (en) 2013-11-14
CN103518254A (en) 2014-01-15
JP5340511B1 (en) 2013-11-13
FR2990561A1 (en) 2013-11-15
JPWO2013168314A1 (en) 2015-12-24
NL2010635A (en) 2013-11-11
DE112012003178B4 (en) 2022-12-08
TW201401379A (en) 2014-01-01
NL2010635C2 (en) 2015-04-13
FR2990561B1 (en) 2016-09-16
DE112012003178T5 (en) 2014-04-10

Similar Documents

Publication Publication Date Title
TWI553738B (en) Half A manufacturing method of a conductor device, and a semiconductor device
US9941112B2 (en) Method of manufacturing semiconductor device and semiconductor device
US9318401B2 (en) Glass composition for protecting semiconductor junction, method of manufacturing semiconductor device and semiconductor device
CN103890935B (en) Resin-encapsulated semiconductor device and manufacture method thereof
TWI466288B (en) Semiconductor composite material for semiconductor bonding, semiconductor device manufacturing method, and semiconductor device
TWI521602B (en) Semiconductor composite material for semiconductor bonding, semiconductor device manufacturing method, and semiconductor device
TWI468360B (en) Semiconductor composite material for semiconductor bonding, semiconductor device manufacturing method, and semiconductor device
WO2012160961A1 (en) Semiconductor device production method and semiconductor device
JP5655140B2 (en) Semiconductor device manufacturing method and semiconductor device
JP5848821B2 (en) Semiconductor junction protecting glass composition, semiconductor device manufacturing method, semiconductor device, and semiconductor junction protecting glass composition manufacturing method
JP5655139B2 (en) Semiconductor device manufacturing method and semiconductor device
JPWO2013168521A1 (en) Resin-sealed semiconductor device and manufacturing method thereof