TWI553495B - Method and apparatus for solving static operating points with PN junction characteristics - Google Patents
Method and apparatus for solving static operating points with PN junction characteristics Download PDFInfo
- Publication number
- TWI553495B TWI553495B TW099104855A TW99104855A TWI553495B TW I553495 B TWI553495 B TW I553495B TW 099104855 A TW099104855 A TW 099104855A TW 99104855 A TW99104855 A TW 99104855A TW I553495 B TWI553495 B TW I553495B
- Authority
- TW
- Taiwan
- Prior art keywords
- junction
- characteristic
- circuit
- voltage
- nonlinear
- Prior art date
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Description
本發明是關於一種求解非線性電路靜態工作點的方法與裝置,尤其是關於求解具類PN結特性的非線性電路靜態工作點的方法與裝置。The present invention relates to a method and apparatus for solving a static operating point of a nonlinear circuit, and more particularly to a method and apparatus for solving a static operating point of a nonlinear circuit having a PN junction characteristic.
電路模擬軟體(Simulation Program with Integrated Circuit Emphasis,HSPICE)在進行任何形式前,首先需進行直流分析,藉以建立電路的直流偏壓點。以此為起點,才可以進行瞬態、交流小信號、雜訊等其他性能的模擬。電路靜態工作點的計算,其實質在數學上就是解一個非線性的代數方程組。為了建立電路的直流分析點,HSPICE必須求解描述電路行為的一組非線性方程式,其可藉由常用的非線性代數方程數值求解的方法有:直接牛頓疊代法(Newton-Raphson Algorithm,N-R演算法)、延拓法和偽瞬態法。這些方法的基本原理雖然已經眾所周知,但如何針對電路模擬的特點,實現出具有優異性能和很強收斂性的演算法卻一直是積體電路設計人員最為困擾的問題。特別是,電路靜態工作點的收斂性問題是電路模擬中最困難的問題。The Simulation Program with Integrated Circuit Emphasis (HSPICE) requires DC analysis to establish the DC bias point of the circuit before performing any form. With this as a starting point, simulations of other properties such as transients, AC small signals, and noise can be performed. The calculation of the static working point of the circuit is essentially a mathematical solution to a nonlinear algebraic equation. In order to establish the DC analysis point of the circuit, HSPICE must solve a set of nonlinear equations describing the behavior of the circuit. The methods that can be solved numerically by the commonly used nonlinear algebraic equations are: Newton-Raphson Algorithm (NR) Law), continuation method and pseudo transient method. Although the basic principles of these methods are well known, how to implement algorithms with excellent performance and strong convergence for the characteristics of circuit simulation has always been the most troublesome problem for integrated circuit designers. In particular, the convergence problem of static operating points of circuits is the most difficult problem in circuit simulation.
在電路仿真中,靜態工作點是求解所有其他電路特性的基礎。然而,非線性電路的靜態工作點往往很難求得,經典的求解非線性方程的方法是N-R演算法。N-R演算法的步驟為首先給定一適當的初始值後,代入方程式中以進行疊代,直至相鄰兩次的解向量彼此間差的絕對值小於某一設定的允許誤差為止。N-R演算法在某些狀況下會出現不收斂的問題,例如當該非線性方程式為不連續,或者在計算過程中所採用的初值不準確。當在計算過程中難以收斂時,HSPICE會增加疊代運算的數目或是在減少步進大小(step size)後重新進行運算。然而該些步驟增加了模擬時間,並且在該些步驟後節點電壓或電流可能依舊不收斂使得模擬中斷。由於N-R演算法具有局部收斂的特性,一般的電路往往因為沒有足夠接近真實解的初始狀態猜測值,而無法利用N-R演算法得到穩定的靜態工作點,因此收斂性是這些方法所遇到的最大問題。In circuit simulation, the quiescent operating point is the basis for solving all other circuit characteristics. However, the static working point of nonlinear circuits is often difficult to find. The classical method for solving nonlinear equations is the N-R algorithm. The step of the N-R algorithm is to first give an appropriate initial value and then substitute it into the equation for iteration until the absolute value of the difference between the two successive solution vectors is less than a certain allowable error. The N-R algorithm may not converge under certain conditions, such as when the nonlinear equation is discontinuous, or the initial value used in the calculation process is inaccurate. When it is difficult to converge during the calculation process, HSPICE will increase the number of iteration operations or re-calculate after reducing the step size. However, these steps increase the simulation time, and after these steps the node voltage or current may still not converge to cause the analog to be interrupted. Due to the local convergence of the NR algorithm, the general circuit often cannot obtain the stable static working point by using the NR algorithm because it is not close enough to the initial state guess value of the real solution. Therefore, the convergence is the largest of these methods. problem.
非線性元件是造成HSPICE無法收斂的一個主要原因,以下舉一個PN結元件予以說明。假如電路包含一PN結元件,其直流特性可藉由一與PN結跨壓VD相關的非線性電流源iD表示:The nonlinear component is one of the main reasons why HSPICE cannot converge. The following is a description of a PN junction component. If the circuit includes a PN junction component, its DC characteristics can be represented by a nonlinear current source i D associated with the PN junction voltage across the VD:
在求解過程中,HSPICE在特定的疊代數目內必須建立起電路的直流偏壓點,否則會產生非收斂狀況而中斷模擬。由於PN結元件其I-V特性曲線為指數上升,因此電路在疊代過程中,小幅的VD變動會造成大量的電流變化,使得電路難以收斂。為了解決該問題,在HSPICE中,針對二極體、三極管以及MOS管等非線性元件都採取了一定的措施來處裏這種情況,如加並聯電導(gmin),PN結限壓等。During the solution process, HSPICE must establish the DC bias point of the circuit within a certain number of iterations, otherwise it will generate a non-convergence condition and interrupt the simulation. Since the IV characteristic curve of the PN junction element is exponentially rising, a small V D variation in the circuit during the iteration process causes a large amount of current variation, making the circuit difficult to converge. In order to solve this problem, in HSPICE, certain measures have been taken for nonlinear components such as diodes, triodes, and MOS transistors, such as adding parallel conductance (gmin), PN junction limiting voltage, and the like.
如果HSPICE電路包含一PN結元件,則其包含一逆偏運作時的零電導區域。在電路仿真時,該區域會造成一除零(divided-by-zero)的錯誤情形。為了避免此一問題,在每一HSPICE半導體元件中的每一PN結會有一gmin轉導元件並聯於該PN結,以避免疊代過程中產生的次一電壓遠離最終解。If the HSPICE circuit includes a PN junction component, it includes a zero conductance region during reverse bias operation. This area creates a divide-by-zero error condition during circuit simulation. To avoid this problem, a gmin transducing element is connected in parallel to the PN junction at each PN junction in each HSPICE semiconductor component to avoid the next voltage generated during the iteration process from being far from the final solution.
然而現在的電路設計往往會採用非線性電阻、電壓控制電流源(Voltage-Controlled-Current-Source,VCCS)等元件去模擬PN結特性,稱之為類PN結元件。這種類PN結元件的非線性電阻特性會對HSPICE的收斂特性構成阻礙,為了檢測到該些元件以採用上述並聯電導步進或PN結限壓來加強收斂,有必要提出一種檢測類PN結元件的方法以識別出該些元件,並提出一種用於該類PN結元件的仿真方法以改善電路的收斂性。However, current circuit designs often use components such as varistor, voltage-controlled current source (VCCS) to simulate PN junction characteristics, which are called PN-like components. The nonlinear resistance characteristics of such PN junction-like components hinder the convergence characteristics of HSPICE. In order to detect the components to enhance convergence by using the parallel conductance stepping or PN junction limiting voltage, it is necessary to propose a detection type PN junction component. The method is to identify the components and propose a simulation method for the PN junction components to improve the convergence of the circuit.
圖1例示一求解非線性電路靜態工作點過程的示意圖,其中縱軸代表電流,橫軸代表電壓,而類PN結的指數呈遞增特性。在求解靜態工作點的過程中,假設在一初值點A點後進入下一個步進點B,然而因為類PN結的指數遞增特性,導致A點和B點之間的差距過大,難以達到收斂。由圖1中可以看的出來,由於這種強烈的非線性特性的存在,節點電壓在疊代過程中一點微小的變動都會導致輸出電流的大幅增長,這對接下來的N-R疊代過程是很不利的。為了避免電路中非線性元件的非線性特性導致N-R演算法失敗,因此事先發現電路中的非線性元件,事先予以調整,是一件很重要的事情。Figure 1 illustrates a schematic diagram of a process for solving a static operating point of a nonlinear circuit, in which the vertical axis represents current and the horizontal axis represents voltage, while the exponential of the PN-like junction exhibits an increasing characteristic. In the process of solving the static working point, it is assumed that the next step point B is entered after the initial point A. However, because of the exponential increasing characteristic of the PN-like junction, the gap between point A and point B is too large to be reached. convergence. As can be seen from Figure 1, due to the existence of such strong nonlinear characteristics, a slight change in the node voltage during the iterative process will result in a large increase in the output current, which is disadvantageous for the next NR iteration process. of. In order to avoid the non-linear characteristics of the nonlinear components in the circuit, the N-R algorithm fails, so it is very important to find the nonlinear components in the circuit and adjust them in advance.
本發明提出一種求解具類PN結特性的非線性電路靜態工作點的方法與裝置,其主要分為兩階段,第一階段為檢測具類PN結特性的元件,第二階段為調整類PN結特性的元件。由於類PN結特性的元件是造成HSPICE無法收斂的一個主要原因,因此如果能事先檢測出來並加以調整,則可預先排除HSPICE收斂的障礙,加快HSPICE收斂的速度和機率。The invention provides a method and a device for solving a static working point of a nonlinear circuit with a PN junction characteristic, which are mainly divided into two phases, the first phase is for detecting components with PN junction characteristics, and the second phase is for adjusting PN junctions. Characteristic component. Since the component with PN-like characteristics is one of the main reasons why HSPICE cannot converge, if it can be detected and adjusted in advance, the obstacle of HSPICE convergence can be eliminated in advance, and the speed and probability of HSPICE convergence can be accelerated.
本發明提供一種求解具類PN結特性的非線性電路靜態工作點的方法,包含如下步驟:檢測該非線性電路內的電壓電流特性呈指數變化的元件,並標記為具類PN結特性;將標記為類PN結特性的元件進行調整;及利用非線性方程求解調整後的該非線性電路的靜態工作點。The present invention provides a method for solving a quiescent operating point of a nonlinear circuit having a PN junction characteristic, comprising the steps of: detecting an element having an exponential change in voltage and current characteristics in the nonlinear circuit, and marking the PN junction characteristic as a class; Adjusting the components of the PN-like characteristic; and solving the adjusted static operating point of the nonlinear circuit by using a nonlinear equation.
本發明提供一種求解具類PN結特性的非線性電路靜態工作點的裝置,包含一檢測單元、一調整單元及一計算單元。該檢測單元檢測該非線性電路內的電壓電流特性呈指數變化的元件,並標記為具類PN結特性。該調整單元將標記為類PN結特性的元件進行調整。該計算單元利用非線性方程求解調整後的該非線性電路的靜態工作點。The invention provides a device for solving a static working point of a nonlinear circuit with a PN junction characteristic, comprising a detecting unit, an adjusting unit and a calculating unit. The detecting unit detects an element whose exponential change in voltage and current characteristics in the nonlinear circuit is marked as having a PN-like characteristic. The adjustment unit adjusts the components labeled as PN-like characteristics. The computing unit solves the adjusted static operating point of the nonlinear circuit using a nonlinear equation.
本發明的一實施例的檢測單元包含一非線性電阻檢測模組及一VCCS檢測模組。該非線性電阻檢測模組對可能的非線性電阻的兩端添加測試電壓,並求得各組測試電壓下的電導值。若該組電導值具有指數特性,則標記該非線性電阻為具類PN結特性。該VCCS檢測模組對可能的電壓控制電流源的兩端添加測試電壓,並求得各組測試電壓下的電流值。若該組電流值具有指數特性,則標記該電壓控制電流源為具類PN結特性。The detecting unit of an embodiment of the invention comprises a nonlinear resistance detecting module and a VCCS detecting module. The varistor detection module adds a test voltage to both ends of the possible varistor and obtains a conductance value at each test voltage. If the set of conductance values has an exponential characteristic, the non-linear resistance is marked as having a PN-like characteristic. The VCCS detection module adds test voltages to both ends of a possible voltage control current source and obtains current values for each set of test voltages. If the set of current values has an exponential characteristic, the voltage controlled current source is marked as having a PN junction characteristic.
上文已經概略地敍述本發明之技術特徵,俾使下文之詳細描述得以獲得較佳瞭解。構成本發明之申請專利範圍標的之其它技術特徵將描述於下文。本發明所屬技術領域中具有通常知識者應可瞭解,下文揭示之概念與特定實施例可作為基礎而相當輕易地予以修改或設計其它結構或製程而實現與本發明相同之目的。本發明所屬技術領域中具有通常知識者亦應可瞭解,這類等效的建構並無法脫離後附之申請專利範圍所提出之本發明的精神和範圍。The technical features of the present invention have been briefly described above, and the detailed description below will be better understood. Other technical features constituting the subject matter of the patent application of the present invention will be described below. It is to be understood by those of ordinary skill in the art that the present invention may be practiced otherwise. It is to be understood by those of ordinary skill in the art that this invention is not limited to the scope of the invention.
為便於更好的理解本發明的精神,以下結合本發明的優選實施例對其作進一步說明。本發明在此所探討的方向為一種求解類PN結特性的非線性電路靜態工作點的方法與裝置。為了能徹底地瞭解本發明,將在以下的描述中提出詳盡的步驟及組成。顯然,本發明的實施並未限定於電路設計的技術人員所熟悉的特殊細節。另一方面,眾所周知的組成或步驟並未描述於細節中,以避免造成本發明不必要的限制。本發明的較佳實施例會詳細描述如下,然而除了這些詳細描述之外,本發明還可以廣泛地實施在其他的實施例中,且本發明的範圍不受限定,其以權利要求書為準。In order to facilitate a better understanding of the spirit of the invention, the following description is further described in conjunction with the preferred embodiments of the invention. The direction discussed herein is a method and apparatus for solving a static operating point of a nonlinear circuit of a PN-like characteristic. In order to thoroughly understand the present invention, detailed steps and compositions will be set forth in the following description. It will be apparent that the implementation of the invention is not limited to the specific details familiar to those skilled in the circuit design. On the other hand, well-known components or steps are not described in detail to avoid unnecessarily limiting the invention. The preferred embodiments of the present invention are described in detail below, but the present invention is not limited by the scope of the invention, and the scope of the invention is not limited by the scope of the appended claims.
圖2是本發明的一實施例的求解具類PN結特性的非線性電路靜態工作點的流程圖。在步驟21,檢測該非線性電路內的電壓電流特性呈指數變化的元件,並標記為具類PN結特性。該具類PN結特性的元件是本發明要檢測的標的,因此首要目標是將其檢測出來。在步驟22,將標記為類PN結特性的元件進行調整。該調整方法可能為作適當的調整,例如作類PN結限壓,添加並聯電導(gmin)等。在步驟23,利用非線性方程求解該非線性電路的靜態工作點,例如計算限壓後的Jacobian矩陣,進行NR疊代,直至求得電路的靜態工作點。2 is a flow chart of solving a static operating point of a nonlinear circuit having a PN junction characteristic according to an embodiment of the present invention. At step 21, an element having an exponential change in voltage and current characteristics within the non-linear circuit is detected and labeled as having a PN-like characteristic. The component having the PN junction characteristic is the target to be detected by the present invention, so the primary object is to detect it. At step 22, the elements labeled as PN-like characteristics are adjusted. The adjustment method may be to make appropriate adjustments, such as limiting the voltage of the PN-like junction, adding parallel conductance (gmin), and the like. In step 23, a static operating point of the nonlinear circuit is solved using a nonlinear equation, such as calculating a Jacobi matrix after the voltage limitation, and performing NR iteration until the static working point of the circuit is obtained.
圖3是本發明的一實施例的檢測具類PN結特性元件的流程圖。首先確定可能出現類PN結特性的元件為非線性電阻和電壓控制電流源(VCCS)。然後對其兩端添加測試電壓,以測試元件的電流或電阻特性。3 is a flow chart of detecting a PN junction characteristic element of an embodiment of the present invention. First determine the components that may exhibit PN-like characteristics as nonlinear resistors and voltage controlled current sources (VCCS). A test voltage is then added to both ends to test the current or resistance characteristics of the component.
在步驟31,對非線性電阻的兩端添加測試電壓,並求得各組測試電壓下的電導值。在步驟32,判斷該組電導值是否具有指數特性?若答案為是,則進入步驟33,否則結束檢測。對於非線性電阻,如果測試電導隨著測試電壓的升高呈指數型增長,則可判斷該非線性電阻具有類PN結特性。在步驟33,標記該非線性電阻為具類PN結特性。At step 31, a test voltage is applied to both ends of the varistor and the conductance values at each set of test voltages are determined. At step 32, it is determined whether the set of conductance values has an exponential characteristic. If the answer is yes, go to step 33, otherwise end the test. For a varistor, if the test conductance increases exponentially with increasing test voltage, it can be judged that the varistor has a PN-like junction characteristic. At step 33, the varistor is marked as having a PN-like characteristic.
在步驟34,對電壓控制電流源的兩端添加測試電壓,並求得各組測試電壓下的電流值。在步驟35,判斷該組電流值是否具有指數特性?若答案為是,則進入步驟36,否則結束檢測。對於VCCS,如果測試電流隨著測試電壓的升高呈指數型增長,則可判斷該VCCS具有類PN結特性。在步驟36,標記該電壓控制電流源為具類PN結特性。At step 34, a test voltage is applied to both ends of the voltage controlled current source, and current values at each set of test voltages are obtained. At step 35, it is determined whether the set of current values has an exponential characteristic. If the answer is yes, go to step 36, otherwise end the test. For VCCS, if the test current increases exponentially with the increase of the test voltage, it can be judged that the VCCS has a PN-like characteristic. At step 36, the voltage controlled current source is marked as having a PN junction characteristic.
在檢測到相關的具有類PN結特性的元件後,我們可以在接下來的N-R疊代過程中對其做相關的處理,如類PN結限壓,添加並聯電導(gmin)等。這些措施有利於限制元件電流或電阻在一定範圍內,並且通過並聯電導以增加該元件的線性化程度。After detecting the relevant components with PN-like characteristics, we can do related processing in the next N-R iteration process, such as PN-like junction voltage limiting, adding parallel conductance (gmin). These measures are beneficial to limit the component current or resistance within a certain range and to increase the degree of linearization of the component by parallel conducting.
圖4是本發明的一實施例的求解具類PN結特性的非線性電路靜態工作點的裝置示意圖,其包含一檢測單元41、一調整單元42及一計算單元43。該檢測單元41檢測該非線性電路內的電壓電流特性呈指數變化的元件,並標記為具類PN結特性。該調整單元42將標記為類PN結特性的元件進行調整,例如作如類PN結限壓,添加並聯電導(gmin)等。該計算單元43利用非線性方程求解該非線性電路的靜態工作點,例如計算限壓後的Jacobian矩陣,進行NR疊代,直至求得電路的靜態工作點。4 is a schematic diagram of an apparatus for solving a quiescent operating point of a nonlinear circuit having a PN junction characteristic according to an embodiment of the present invention, which includes a detecting unit 41, an adjusting unit 42, and a calculating unit 43. The detecting unit 41 detects an element whose voltage and current characteristics in the nonlinear circuit are exponentially changed and is marked as having a PN-like characteristic. The adjusting unit 42 adjusts an element labeled as a PN-like junction characteristic, for example, as a PN-like junction voltage limit, adding a parallel conductance (gmin) or the like. The calculating unit 43 solves the static working point of the nonlinear circuit by using a nonlinear equation, for example, calculating the Jacobi matrix after the voltage limitation, and performing NR iteration until the static working point of the circuit is obtained.
圖5是本發明的一實施例的檢測單元41的示意圖,其包含一非線性電阻檢測模組51及一VCCS檢測模組52。該非線性電阻檢測模組51對可能的非線性電阻的兩端添加測試電壓,並求得各組測試電壓下的電導值。若該組電導值具有指數特性,例如測試電導隨著測試電壓的升高呈指數型增長,則判斷該非線性電阻具有類PN結特性,且標記該非線性電阻為具類PN結特性。該VCCS檢測模組52對可能的電壓控制電流源的兩端添加測試電壓,並求得各組測試電壓下的電流值。若該組電流值具有指數特性,例如測試電流隨著測試電壓的升高呈指數型增長,則判斷該VCCS具有類PN結特性,且標記該電壓控制電流源為具類PN結特性。FIG. 5 is a schematic diagram of a detecting unit 41 according to an embodiment of the present invention, which includes a nonlinear resistance detecting module 51 and a VCCS detecting module 52. The varistor detecting module 51 adds a test voltage to both ends of the possible varistor and obtains a conductance value at each set of test voltages. If the set of conductance values has an exponential characteristic, for example, the test conductance increases exponentially with an increase in the test voltage, it is judged that the varistor has a PN-like junction characteristic, and the varistor is marked as having a PN-like characteristic. The VCCS detection module 52 adds test voltages to both ends of a possible voltage control current source and obtains current values for each set of test voltages. If the current value of the group has an exponential characteristic, for example, the test current increases exponentially with an increase in the test voltage, it is judged that the VCCS has a PN-like junction characteristic, and the voltage control current source is marked as a PN-like characteristic.
本發明的步驟分為兩階段,第一階段為檢測具類PN結特性的元件,第二階段為調整類PN結特性的元件。The steps of the present invention are divided into two phases, the first phase is to detect components having PN junction characteristics, and the second phase is to adjust components of PN junction characteristics.
在第一階段,首先利用對非線性電阻兩端添加測試電壓,求得在各組測試電壓下的電導值,然後根據一定的模式識別規則,判斷該組測試電導值是否具有指數曲線的特性。如果具有指數曲線的特性,則判定該非線性電阻為類PN結特性電阻,將其標記。其次,本發明利用對VCCS兩端添加測試電壓,求得在各組測試電壓下的電流值。根據一定的模式識別規則,判斷該組測試電流值是否具有指數曲線的特性。如果具有指數曲線的特性,則判定該VCCS為類PN結VCCS,將其標記。In the first stage, the test voltage is added to both ends of the nonlinear resistor to obtain the conductance value under each group of test voltages, and then according to a certain pattern recognition rule, it is judged whether the set of test conductance values has an exponential curve characteristic. If it has the characteristic of an exponential curve, it is determined that the non-linear resistance is a PN-like characteristic resistance and is marked. Secondly, the present invention utilizes a test voltage applied across the VCCS to obtain a current value at each set of test voltages. According to a certain pattern recognition rule, it is judged whether the set of test current values have the characteristics of an exponential curve. If there is a characteristic of the exponential curve, it is determined that the VCCS is a PN-like VCCS, which is marked.
在第二階段的調整過程,在NR疊代求解靜態工作點時,對標記為具有類PN特性的元件進行類PN結限壓,添加並聯電導(gmin)的措施。之後計算限壓後的Jacobian矩陣,進行NR疊代,直至求得電路的靜態工作點。In the second stage of the adjustment process, when the NR iteration is solved for the static working point, the PN-like junction voltage is limited to the component labeled as having the PN-like characteristic, and the parallel conductance (gmin) is added. After that, the Jacobi matrix after the voltage limitation is calculated, and the NR iteration is performed until the static working point of the circuit is obtained.
由於本發明預先將不利於HSPICE收斂的具類PN結特性的元件檢測出,並預先予以調整,因此可預先排除HSPICE收斂的障礙,加快HSPICE收斂的速度和機率。Since the present invention detects and pre-adjusts components having PN-like characteristics that are unfavorable for HSPICE convergence, the obstacle of HSPICE convergence can be eliminated in advance, and the speed and probability of HSPICE convergence can be accelerated.
本發明的技術內容及技術特點已揭示如上,然而熟悉本領域的技術人員仍可能基於本發明的教示及揭示而作種種不背離本發明精神的替換及修飾。因此,本發明的保護範圍應不限於實施例所揭示的內容,而應包括各種不背離本發明的替換及修飾,並為本專利申請權利要求所涵蓋。The technical contents and technical features of the present invention have been disclosed as above, and those skilled in the art can still make various substitutions and modifications without departing from the spirit and scope of the invention. Therefore, the scope of the present invention is not to be construed as being limited to the details of the embodiments disclosed herein
21~23...步驟21~23. . . step
31~36...步驟31~36. . . step
41...檢測單元41. . . Detection unit
42...調整單元42. . . Adjustment unit
43...計算單元43. . . Computing unit
51...非線性電阻檢測模組51. . . Nonlinear resistance detection module
52...VCCS檢測模組52. . . VCCS detection module
圖1例示一求解非線性電路靜態工作點過程的示意圖;Figure 1 illustrates a schematic diagram of a process for solving a static operating point of a nonlinear circuit;
圖2是本發明的一實施例的求解具類PN結特性的非線性電路靜態工作點的流程圖;2 is a flow chart of solving a static operating point of a nonlinear circuit having a PN junction characteristic according to an embodiment of the present invention;
圖3是本發明的一實施例的檢測具類PN結特性元件的流程圖;3 is a flow chart of detecting a PN junction characteristic component of an embodiment of the present invention;
圖4是本發明的一實施例的求解具類PN結特性的非線性電路靜態工作點的裝置示意圖;及4 is a schematic diagram of an apparatus for solving a static operating point of a nonlinear circuit having a PN junction characteristic according to an embodiment of the present invention; and
圖5是本發明的一實施例的檢測單元的示意圖。Figure 5 is a schematic illustration of a detection unit in accordance with an embodiment of the present invention.
31~36...步驟31~36. . . step
Claims (14)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW099104855A TWI553495B (en) | 2010-02-12 | 2010-02-12 | Method and apparatus for solving static operating points with PN junction characteristics |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW099104855A TWI553495B (en) | 2010-02-12 | 2010-02-12 | Method and apparatus for solving static operating points with PN junction characteristics |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201128425A TW201128425A (en) | 2011-08-16 |
| TWI553495B true TWI553495B (en) | 2016-10-11 |
Family
ID=45025200
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW099104855A TWI553495B (en) | 2010-02-12 | 2010-02-12 | Method and apparatus for solving static operating points with PN junction characteristics |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI553495B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5181179A (en) * | 1990-07-25 | 1993-01-19 | At&T Bell Laboratories | Artificial parameter homotopy methods for the dc operating point problem |
| US20060161413A1 (en) * | 2005-01-14 | 2006-07-20 | Legend Design Technology, Inc. | Methods for fast and large circuit simulation |
| TW200700740A (en) * | 2005-06-29 | 2007-01-01 | Agilent Technologies Inc | Method for using internal semiconductor junctions to aid in non-contact testing |
-
2010
- 2010-02-12 TW TW099104855A patent/TWI553495B/en active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5181179A (en) * | 1990-07-25 | 1993-01-19 | At&T Bell Laboratories | Artificial parameter homotopy methods for the dc operating point problem |
| US20060161413A1 (en) * | 2005-01-14 | 2006-07-20 | Legend Design Technology, Inc. | Methods for fast and large circuit simulation |
| TW200700740A (en) * | 2005-06-29 | 2007-01-01 | Agilent Technologies Inc | Method for using internal semiconductor junctions to aid in non-contact testing |
Non-Patent Citations (1)
| Title |
|---|
| An improved power diode model for PSPICE, applied to converter simulation;Bertha, F.;Power Electronics and Applications, 1993., Fifth European Conference on Publication Year: 1993 , Page(s): 249 - 254 vol.2 * |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201128425A (en) | 2011-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5039890B2 (en) | Synthesis of current source driver model for analysis of cell characteristics | |
| WO2020034630A1 (en) | Neural network-based cell delay prediction method and cell delay sensitivity calculation method | |
| KR20220048941A (en) | Systems, methods, and computer program products for transistor compact modeling using artificial neural networks | |
| US8516410B2 (en) | Method of migrating electronic devices operating in current mode to a target technology | |
| Maricau et al. | Efficient variability-aware NBTI and hot carrier circuit reliability analysis | |
| US7933747B2 (en) | Method and system for simulating dynamic behavior of a transistor | |
| KR20160110116A (en) | Systems, methods and computer program products for analyzing performance of semiconductor devices | |
| Kabaoğlu et al. | A cryogenic modeling methodology of MOSFET IV characteristics in BSIM3 | |
| Sultan et al. | A fast leakage aware thermal simulator for 3D chips | |
| JP2010108360A (en) | Simulation method, information processor, and program | |
| TWI553495B (en) | Method and apparatus for solving static operating points with PN junction characteristics | |
| Sultan et al. | Varsim: A fast and accurate variability and leakage aware thermal simulator | |
| US9582622B1 (en) | Evaluating on-chip voltage regulation | |
| Sickenberger et al. | Efficient transient noise analysis in circuit simulation | |
| Kimura et al. | Table look-up model of thin-film transistors for circuit simulation using spline interpolation with transformation by y= x+ log (x) | |
| US10755015B2 (en) | Agnostic model of semiconductor devices and related methods | |
| CN102054079B (en) | Method and device for solving static working points with PN junction similar characteristics | |
| TWI516966B (en) | Calculation Method and Device of Branch Current for DC Operating Point of Nonlinear Circuit | |
| TWI534637B (en) | Method and Device for Solving Static Operating Point of Nonlinear Circuit | |
| Choo | An elementary proof of the Jury test for real polynomials | |
| Maheshwari et al. | Delay modelling of on-chip RC global VLSI interconnect for step input | |
| CN115220517B (en) | Reference voltage generating circuit based on PMOS temperature compensation characteristic and design method and device | |
| Yildiz et al. | An efficient approach to modelling and analysis of power electronic circuit | |
| He et al. | PUNSIM: An advanced surface potential based MOSFET model | |
| Gerritsma et al. | Time-dependent polynomial chaos |