[go: up one dir, main page]

TWI430434B - Resistive memory device and its manufacturing method - Google Patents

Resistive memory device and its manufacturing method Download PDF

Info

Publication number
TWI430434B
TWI430434B TW99131518A TW99131518A TWI430434B TW I430434 B TWI430434 B TW I430434B TW 99131518 A TW99131518 A TW 99131518A TW 99131518 A TW99131518 A TW 99131518A TW I430434 B TWI430434 B TW I430434B
Authority
TW
Taiwan
Prior art keywords
layer
oxygen
oxide
electrode
anodic
Prior art date
Application number
TW99131518A
Other languages
Chinese (zh)
Other versions
TW201214674A (en
Inventor
Ting Chang Chang
Yong En Syu
Tsung Ming Tsai
Kuan Chang Chang
Fu Yen Jian
Original Assignee
Univ Nat Sun Yat Sen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Nat Sun Yat Sen filed Critical Univ Nat Sun Yat Sen
Priority to TW99131518A priority Critical patent/TWI430434B/en
Publication of TW201214674A publication Critical patent/TW201214674A/en
Application granted granted Critical
Publication of TWI430434B publication Critical patent/TWI430434B/en

Links

Landscapes

  • Semiconductor Memories (AREA)

Description

電阻式記憶體及其製作方法Resistive memory and manufacturing method thereof

本發明係關於一種記憶體及其製作方法,特別是關於一種電阻式記憶體及其製作方法。The present invention relates to a memory and a method of fabricating the same, and more particularly to a resistive memory and a method of fabricating the same.

記憶體已廣泛使用於各種電子產品中,儼然成為電子產品中不可或缺的元件之一,因此與記憶體相關的研究與開發亦受到業界的重視。Memory has been widely used in various electronic products, and has become one of the indispensable components in electronic products. Therefore, research and development related to memory have also received attention from the industry.

習知電阻式記憶體通常係如第1a圖所示,其係包含一第一電極91、一第二電極92及一電阻切換反應層93,該電阻切換反應層93係結合設置於該第一電極91及第二電極92之間;該電阻切換反應層93通常係以金屬氧化物製成,且係包含有促進還原反應進行之還原種以及促進氧化還原的氧化種。A conventional resistive memory is generally shown in FIG. 1a, and includes a first electrode 91, a second electrode 92, and a resistance switching reaction layer 93. The resistance switching reaction layer 93 is coupled to the first Between the electrode 91 and the second electrode 92; the resistance switching reaction layer 93 is usually made of a metal oxide, and contains a reducing species which promotes the reduction reaction and an oxidized species which promotes redox.

請再參照第1a圖所示,於該第一電極91及第二電極92施加一電壓時,將會使該電阻切換反應層93材料中的氧化種及還原種促使氧化還原反應進行,而於該電阻切換反應層93內形成金屬絲(filament)94或於形成金屬絲94後再使金屬絲94斷裂,而造成該電阻切換反應層93之電阻值的改變,因而可作為記憶體使用。此外,該習用電阻式記憶體在電阻值切換後,該電阻切換反應層93最終仍將回復成氧化物之狀態存在,而可進行下一次的使用。Referring to FIG. 1a again, when a voltage is applied to the first electrode 91 and the second electrode 92, the oxidized species and the reduced species in the material of the resistance switching reaction layer 93 cause the redox reaction to proceed. The resistance switching reaction layer 93 forms a filament 94 or after the wire 94 is formed, and then the wire 94 is broken, thereby causing a change in the resistance value of the resistance switching reaction layer 93, and thus can be used as a memory. In addition, after the resistance value is switched, the conventional resistance-type memory device finally returns to the state of returning to the oxide, and can be used for the next time.

如第1a圖所示,於前述之氧化還原反應進行過程中需有氧原子之存在,以供使金屬原子進行氧化。然而,由於氧原子是均勻的分佈於該電阻切換反應層93中,因此於電阻切換過程中,所形成之金屬絲94係隨機地由該第二電極92向該第一電極91方向延伸,且延伸之長度及路徑並不固定,因此會造成於不斷的切換電壓過程中,以及切換後的電阻值皆會有所不同,進而造成電阻表現穩定性不佳之缺點。As shown in Fig. 1a, the presence of oxygen atoms is required during the oxidation-reduction reaction described above for oxidation of the metal atoms. However, since the oxygen atoms are uniformly distributed in the resistance switching reaction layer 93, the formed wires 94 are randomly extended from the second electrode 92 toward the first electrode 91 during the resistance switching, and The length and path of the extension are not fixed, so the resistance value will be different during the continuous switching of the voltage, and the resistance value after the switching will be different, resulting in the disadvantage of poor stability of the resistance performance.

再且,請參照第1b圖所示,習用電阻式記憶體在反覆的切換電壓使用之後,經過不斷的氧化還原反應,還原過程中所產生的氧原子95會逐漸逸散。當該電阻切換反應層93中逸散的氧原子95過多,電阻狀態便無法回復成氧化態,造成電阻切換特性喪失,因而使電阻式記憶體元件的耐使用度及壽命不佳。Furthermore, as shown in FIG. 1b, after the conventional switching memory is used, the conventional oxygen-reduction reaction is performed, and the oxygen atoms 95 generated during the reduction process gradually dissipate. When the oxygen atom 95 which is dissipated in the resistance switching reaction layer 93 is excessive, the resistance state cannot be restored to the oxidation state, and the resistance switching characteristic is lost, so that the resistance memory life and the life of the resistance memory element are not good.

另有一種習知電阻式記憶體,如中華民國公告第I311811號「包含可變電阻元件之半導體記憶裝置」發明專利所述,其包含一第一電極、一第二電極、一可變電阻體及一反應阻止膜。該可變電阻體係設置連接於該第一電極及第二電極之間,以共同形成一可變電阻記憶體;該反應阻止膜係包覆於該可變電阻記憶體之全體表面。該反應阻止膜之材料係可阻擋還原種以及氧化種之穿透作用。以初步避免氧原子逸散,進而避免電阻值變動,以達到能夠再現性良好並穩定地製造低電阻值偏差並且控制性良好的半導體記憶裝置。Another conventional resistive memory, as described in the invention patent of the Chinese Patent Publication No. I311811, "Semiconductor Memory Device Containing Variable Resistor Components", includes a first electrode, a second electrode, and a variable resistor. And a reaction blocking film. The variable resistance system is disposed between the first electrode and the second electrode to jointly form a variable resistance memory; the reaction preventing film is coated on the entire surface of the variable resistance memory. The reaction prevents the material of the membrane from blocking the penetration of the reducing species and the oxidizing species. In order to prevent the oxygen atoms from escaping, and to avoid fluctuations in the resistance value, it is possible to obtain a semiconductor memory device which is excellent in reproducibility and stably produces a low resistance value deviation and has good controllability.

然而,該第I311811號專利之電阻式記憶體雖可透過該反應阻止膜初步防止氧原子逸散。然而,該反應阻止膜之設置將造成該電阻式記憶體之製程必須額外進行半導體 製程,例如以濺鍍之方式製作該反應阻止膜,因此該製作方式將增加製程之複雜度以及製作成本;此外,該反應阻止膜對前述形成之金屬絲路徑不穩定之缺點並無法改善,而仍具有電阻穩定性不佳之缺點。However, the resistive memory of the No. I311811 can prevent the oxygen atoms from escaping through the reaction through the reaction. However, the reaction blocking film arrangement will cause the resistive memory process to be additionally semiconductor The process, for example, the reaction preventing film is formed by sputtering, so the manufacturing method increases the complexity of the process and the manufacturing cost; in addition, the disadvantage that the reaction prevents the film from being unstable to the previously formed wire path cannot be improved. It still has the disadvantage of poor resistance stability.

基於上述原因,其有必要進一步改良上述習用電阻式記憶體及其製作方法。For the above reasons, it is necessary to further improve the above-described conventional resistive memory and a method of fabricating the same.

本發明目的乃改良上述缺點,以提供一種電阻式記憶體,以避免氧原子逸散為目的。It is an object of the present invention to improve the above disadvantages to provide a resistive memory for the purpose of avoiding the escape of oxygen atoms.

本發明次一目的係提供一種電阻式記憶體,以使金屬絲氧化的長度固定。A second object of the present invention is to provide a resistive memory for fixing the length of oxidation of the wire.

本發明再一目的係提供一種電阻式記憶體之製作方法,以製作前述之電阻式記憶體。Still another object of the present invention is to provide a method of fabricating a resistive memory to fabricate the aforementioned resistive memory.

根據本發明的電阻式記憶體,係包含:一第一電極;一涵氧層,設置於該第一電極之表面,該涵氧層係以含有一吸氧原子之氧化物材質製成,其中該吸氧原子係為氮、氟或氯原子;一介電層,係以氧化物材質製成,且係設置於該涵氧層之表面,使該涵氧層係位於該第一電極及介電層之間,且該介電層對氧原子之吸引力係小於該涵氧層對氧原子之吸引力;一第二電極,係設置於該介電層之表面,使該介電層係位於該第二電極及涵氧層之間。藉此,以穩定該電阻式記憶體之電阻值。The resistive memory according to the present invention comprises: a first electrode; a sulphate layer disposed on a surface of the first electrode, wherein the anodic layer is made of an oxide material containing an oxygen absorbing atom, wherein The oxygen-absorbing atom is a nitrogen, fluorine or chlorine atom; a dielectric layer is made of an oxide material and is disposed on the surface of the oxygen-absorbing layer such that the oxygen-containing layer is located at the first electrode and Between the electrical layers, and the attraction of the dielectric layer to oxygen atoms is less than the attraction of the oxygen layer to the oxygen atoms; a second electrode is disposed on the surface of the dielectric layer to make the dielectric layer Located between the second electrode and the anodic layer. Thereby, the resistance value of the resistive memory is stabilized.

根據本發明的電阻式記憶體之製作方法,係包含:一涵氧層製作步驟,將氧化物沈積於一第一電極之表面,並 將一吸氧原子摻雜入該氧化物材質中以共同形成一第一涵氧層,其中該吸氧原子係為氮、氟或氯原子;一介電層製作步驟,將氧化物設置於該涵氧層之表面以形成一介電層,並使該涵氧層介於該介電層與該第一電極之間,其中該介電層對氧原子之吸引力係小於該涵氧層對氧原子之吸引力;及一電極製作步驟,將一第二電極設置於該介電層之表面,使該介電層係介於該涵氧層及該第二電極之間。The method for fabricating a resistive memory according to the present invention comprises: a step of fabricating an oxo layer, depositing an oxide on a surface of a first electrode, and Doping an oxygen-absorbing atom into the oxide material to form a first anodic oxygen layer, wherein the oxygen-absorbing atom is a nitrogen, fluorine or chlorine atom; a dielectric layer forming step, the oxide is disposed on the oxide layer The surface of the oxo layer forms a dielectric layer, and the anodic layer is interposed between the dielectric layer and the first electrode, wherein the dielectric layer has a lower attraction to oxygen atoms than the anodic layer The attraction of the oxygen atoms; and an electrode fabrication step of disposing a second electrode on the surface of the dielectric layer such that the dielectric layer is interposed between the anodic layer and the second electrode.

為讓本發明之上述及其他目的、特徵及優點能更明顯易懂,下文特舉本發明之較佳實施例,並配合所附圖式,作詳細說明如下:The above and other objects, features and advantages of the present invention will become more <RTIgt;

請參照第2及3圖所示,本發明之電阻式記憶體係包含有一第一電極1、至少一涵氧層2、一介電層3及一第二電極4。Referring to FIGS. 2 and 3, the resistive memory system of the present invention comprises a first electrode 1, at least one sulphide layer 2, a dielectric layer 3, and a second electrode 4.

請參照第2圖所示,本實施例之第一電極1及第二電極4較佳係選擇以導電性佳之材質製成,係可選擇以鎢、鋁、鈦、銅、鎳、銀、金、鉑或氮化鈦等材質製成。Referring to FIG. 2, the first electrode 1 and the second electrode 4 of the present embodiment are preferably made of a material having good conductivity, and may be selected from tungsten, aluminum, titanium, copper, nickel, silver, gold. Made of platinum, titanium nitride or other materials.

請參照第2圖所示,本實施例之第一涵氧層2係形成於該第一電極1之表面。該第一涵氧層2係以含有一吸氧原子之氧化物材質製成,使得該第一涵氧層2對氧原子之吸引力係大於該介電層3對氧原子之吸引力,並使得該第一涵氧層2之氧原子含量係大於該介電層3之氧原子含量。更詳言之,本實施例之第一涵氧層2係為包含有吸氧原子之氧化物材質製成,該吸氧原子係指如氮、氟或氯原子 等對氧原子具有高吸引力之原子。例如於三氧化二鋁、二氧化鈦、氧化鎳、氧化鋅、氧化銅、二氧化鉿或矽鍺氧化物等氧化物中摻雜氮原子或氟原子等原子後皆可作為該第一涵氧層2之材質。舉例而言,本實施例之第一涵氧層2係選擇為包含有氮原子之氧化物(含氮氧化物)材質製成。Referring to FIG. 2, the first oxic layer 2 of the present embodiment is formed on the surface of the first electrode 1. The first sulphate layer 2 is made of an oxide material containing an oxygen absorbing atom, such that the first oxo layer 2 has an attractive force for oxygen atoms greater than the dielectric layer 3 to attract oxygen atoms, and The oxygen atom content of the first oxo layer 2 is made larger than the oxygen atom content of the dielectric layer 3. More specifically, the first oxic layer 2 of the present embodiment is made of an oxide material containing an oxygen-absorbing atom, such as a nitrogen, fluorine or chlorine atom. An atom that is highly attractive to oxygen atoms. For example, if an atom such as a nitrogen atom or a fluorine atom is doped into an oxide such as aluminum oxide, titanium oxide, nickel oxide, zinc oxide, copper oxide, cerium oxide or cerium oxide, the first oxidized layer 2 can be used. Material. For example, the first anodic oxide layer 2 of the present embodiment is selected to be made of an oxide (nitrogen oxide-containing) material containing a nitrogen atom.

請參照第2圖所示,本實施例之介電層3係設置於該第一涵氧層2之表面,使該第一涵氧層2位於該第一電極1及該介電層3之間,該介電層3係以氧化物材質製成,較佳係以金屬氧化物材質製成,例如三氧化二鋁、二氧化鈦、氧化鎳、氧化鋅、氧化銅、二氧化鉿(HfO2 )或矽鍺氧化物(SiGeO)等材質製成。以供該電阻式記憶體作動時,使該介電層3進行氧化還原反應,而造成電阻狀態的改變。如此,該介電層3及該第一涵氧層2將會共同形成”氧化物/含氮氧化物”的雙層結構,以利用該氮原子之存在吸引氧原子,而使氧原子侷限於該第一涵氧層2中。Referring to FIG. 2, the dielectric layer 3 of the present embodiment is disposed on the surface of the first anodic oxide layer 2, such that the first anodic oxide layer 2 is located on the first electrode 1 and the dielectric layer 3. The dielectric layer 3 is made of an oxide material, preferably made of a metal oxide such as aluminum oxide, titanium oxide, nickel oxide, zinc oxide, copper oxide or hafnium oxide (HfO 2 ). Or made of yttrium oxide (SiGeO). When the resistive memory is operated, the dielectric layer 3 is subjected to a redox reaction to cause a change in the resistance state. Thus, the dielectric layer 3 and the first oxo layer 2 will collectively form a two-layer structure of "oxide/nitrogen oxide" to attract oxygen atoms by the presence of the nitrogen atoms, thereby confining oxygen atoms. The first culvert layer 2 is.

請參照第2圖所示,本實施例之第二電極4係形成於該介電層3之表面,使該介電層3係位於該第一涵氧層2及第二電極4之間。Referring to FIG. 2, the second electrode 4 of the present embodiment is formed on the surface of the dielectric layer 3 such that the dielectric layer 3 is located between the first anodic oxide layer 2 and the second electrode 4.

當然,亦可如第3圖所示,先於該介電層3之表面設置一第二涵氧層2’後,再於該第二涵氧層2’之表面設置該第二電極4,使得該介電層3介於該第一涵氧層2及第二涵氧層2’之間。該第二涵氧層2’與該第一涵氧層2之材質選用及特性相同,皆係對氧原子具有良好的吸引力,於此不再贅述。Of course, as shown in FIG. 3, after the second Mn layer 2' is disposed on the surface of the dielectric layer 3, the second electrode 4 is disposed on the surface of the second Mn layer 2'. The dielectric layer 3 is interposed between the first anodic layer 2 and the second anodic layer 2'. The material and characteristics of the second Mn-containing layer 2' and the first Mn-containing layer 2 are the same, and both have good attraction to oxygen atoms, and will not be described herein.

以第4a及4b圖為例,當使用本實施例之電阻式記憶體時,於該第一電極1(-)及第二電極4(+)分別施加一負電壓及正電壓。該介電層3內的金屬氧化物將會因為氧化還原反應而分別產生金屬原子及氧原子,由於該第一涵氧層2對氧原子之吸引力及捕捉能力較該介電層3強,因此,所逸散之氧原子將會被吸引至該第一涵氧層2內,而使得該第一涵氧層2內的氧原子含量較該介電層3高;又於電阻切換過程中,該金屬絲A之形成或斷裂過程需要氧原子之存在,而高氧原子含量之第一涵氧層2將有利於氧化還原反應之進行,使得金屬絲A將由該第二電極4延伸至該第一涵氧層2。因此,便可穩定該金屬絲A之形成長度及路徑,反應在電性表現上,切換電阻值和記憶狀態的穩定性都會提升。Taking the 4a and 4b as an example, when the resistive memory of the embodiment is used, a negative voltage and a positive voltage are applied to the first electrode 1 (-) and the second electrode 4 (+), respectively. The metal oxide in the dielectric layer 3 will respectively generate metal atoms and oxygen atoms due to the redox reaction, and since the first oxo layer 2 has a stronger attraction and capture ability to oxygen atoms than the dielectric layer 3, Therefore, the dissipated oxygen atoms will be attracted into the first oxo layer 2, so that the oxygen atom content in the first anoxia layer 2 is higher than that of the dielectric layer 3; The formation or fracture process of the wire A requires the presence of an oxygen atom, and the first oxo layer 2 having a high oxygen atom content will facilitate the redox reaction, so that the wire A will be extended from the second electrode 4 to the The first culvert layer 2. Therefore, the formation length and path of the wire A can be stabilized, and the electrical resistance of the reaction is improved, and the stability of the switching resistance value and the memory state are improved.

同時,請參照第4b圖,由於該第一涵氧層2中包含有吸氧原子(氮原子C),該氮原子C的孤電子對將會與逸散之氧原子B結合,而共同形成配位共價鍵,因此,該第一涵氧層2將可捕捉氧原子B,而可在電子傳輸路徑(金屬絲A)附近侷限住氧的逸散,因而使該電阻式記憶體之可靠度可有效提升。Meanwhile, referring to FIG. 4b, since the first oxo layer 2 contains an oxygen-absorbing atom (nitrogen atom C), the lone pair of electrons of the nitrogen atom C will combine with the dissipated oxygen atom B to form a common Coordinating the covalent bond, therefore, the first oxo layer 2 will capture the oxygen atom B, and can confine the escape of oxygen in the vicinity of the electron transport path (wire A), thereby making the resistive memory reliable Degree can be effectively improved.

其中,該涵氧層2厚度較佳係為3~10nm,此厚度為金屬絲形成及斷裂的距離,若該涵氧層2之厚度高於10nm,則該涵氧層2於該電阻式記憶體中所佔比例過高,金屬絲於該涵氧層2內的斷裂位置可能具有較大之變化,而造成該金屬絲之長度不穩定,則穩定電阻值之效果不佳;若該涵氧層2之厚度低於3nm,則該涵氧層2太薄,對氧之 侷限效果不佳,亦將影響到該電阻式記憶體之性能表現。例如,本實施例之第一電極1之厚度為100nm,該第二電極4之厚度為100m,該介電層3的厚度為25nm,該涵氧層2之厚度為50nm。Wherein, the thickness of the Mn layer 2 is preferably 3~10 nm, and the thickness is the distance between the formation and the break of the wire. If the thickness of the Mn layer 2 is higher than 10 nm, the Mn layer 2 is in the resistive memory. If the proportion of the wire in the body is too high, the position of the wire in the oxidized layer 2 may have a large change, and the length of the wire is unstable, so that the effect of stabilizing the resistance value is not good; If the thickness of layer 2 is less than 3 nm, the sulphide layer 2 is too thin for oxygen. Poor limitations will also affect the performance of the resistive memory. For example, the thickness of the first electrode 1 of the present embodiment is 100 nm, the thickness of the second electrode 4 is 100 m, the thickness of the dielectric layer 3 is 25 nm, and the thickness of the Mn-containing layer 2 is 50 nm.

如上所述,本發明之電阻式記憶體利用該涵氧層2、2’捕捉氧原子,以避免氧原子逸散,同時穩定該金屬絲A之形成長度及路徑,進而穩定切換電阻值。As described above, the resistive memory of the present invention utilizes the oxo layers 2, 2' to trap oxygen atoms to prevent oxygen atoms from escaping, while stabilizing the formation length and path of the wire A, thereby stabilizing the switching resistance value.

本發明之電阻式記憶體之製作方法,係包含:一涵氧層製作步驟、一介電層製作步驟及一電極製作步驟。The method for fabricating the resistive memory of the present invention comprises: a sulphur layer manufacturing step, a dielectric layer forming step, and an electrode forming step.

請參照第2圖所示,該涵氧層製作步驟,係將前述之氧化物材質沈積於該第一電極1之表面,並將該吸氧原子摻雜入該氧化物材質中以形成該第一涵氧層2。更詳言之,該第一電極1係選擇為氮化鈦,本實施例係可選擇以物理氣相沈積(例如濺鍍)或化學氣相沈積之方式將氧化物材質沈積於該第一電極1之表面,該吸氧原子係可選擇於該氧化物材質沈積過程或該氧化物沈積後進行之熱退火過程中通入該吸氧原子之氣體,或者以電漿表面處理,以使該吸氧原子摻混於該氧化物材質中而形成該第一涵氧層2。舉例而言,本實施例係選擇以濺鍍方式沈積矽鍺氧化物之過程中通入氮氣(吸氧原子),以使沈積形成之第一涵氧層2中含有氮原子之成分,以透過該氮原子提高對氧原子之吸引力。其中,該濺鍍操作條件:靶材為矽鍺氧化物(SiGeO),通入氬氣30sccm及氨氣10sccm至6mtorr,以100W功率,背景壓力為9x10-6 torr,沈積厚度為5nm。Referring to FIG. 2, the oxo layer is formed by depositing the foregoing oxide material on the surface of the first electrode 1 and doping the oxygen-absorbing atoms into the oxide material to form the first layer. A culvert layer 2. In more detail, the first electrode 1 is selected as titanium nitride. In this embodiment, an oxide material may be deposited on the first electrode by physical vapor deposition (for example, sputtering) or chemical vapor deposition. The surface of the oxygen absorbing atom may be selected from the gas material during the deposition process of the oxide material or the gas which is introduced into the oxygen atom during the thermal annealing process, or the surface of the plasma is treated to make the suction An oxygen atom is blended in the oxide material to form the first oxo layer 2. For example, in this embodiment, nitrogen (oxygen atom) is introduced into the process of depositing cerium oxide by sputtering, so that the first oxidic layer 2 formed by deposition contains a component of nitrogen atoms for transmission. This nitrogen atom increases the attraction to oxygen atoms. The sputtering operation conditions are as follows: the target is cerium oxide (SiGeO), argon gas is 30 sccm and ammonia gas is 10 sccm to 6 mtorr, the substrate pressure is 9×10 -6 torr, and the deposition thickness is 5 nm.

請參照第2圖所示,該介電層製作步驟係將氧化物材 質設置於該第一涵氧層2之表面以形成該介電層3,使該第一涵氧層2介於該介電層3與該第一電極1之間。更詳言之,此步驟中之氧化物材質係如前述可選擇為三氧化二鋁、二氧化鈦、氧化鎳、氧化鋅、氧化銅、二氧化鉿或矽鍺氧化物,亦可選擇以物理氣相沈積或化學氣相沈積之方式於該第一涵氧層2之表面沈積形成該介電層3。舉例而言,本實施例相同係以濺鍍方式形成該介電層3。其中,該濺鍍操作條件:靶材為矽鍺氧化物(SiGeO),通入氬氣30sccm及氧氣10sccm至6mtorr,以100W功率,背景壓力為9x10-6 torr,沈積厚度為25nm。Referring to FIG. 2, the dielectric layer is formed by disposing an oxide material on the surface of the first oxo layer 2 to form the dielectric layer 3, so that the first anodic layer 2 is interposed. The electrical layer 3 is between the first electrode 1. More specifically, the oxide material in this step may be selected from the group consisting of aluminum oxide, titanium dioxide, nickel oxide, zinc oxide, copper oxide, cerium oxide or cerium oxide, or may be selected from the physical gas phase. The dielectric layer 3 is deposited on the surface of the first anodic oxide layer 2 by deposition or chemical vapor deposition. For example, in the present embodiment, the dielectric layer 3 is formed by sputtering. The sputtering operation conditions are as follows: the target is cerium oxide (SiGeO), argon gas is 30 sccm and oxygen is 10 sccm to 6 mtorr, the substrate pressure is 9×10 -6 torr, and the deposition thickness is 25 nm.

請再參照第2圖所示,該電極製作步驟係將該第二電極4設置於該介電層3之表面,使該介電層3介於該第一涵氧層2及該第二電極4之間。更詳言之,僅需以化學氣相沈積或物理氣相沈積等方式將金屬材質沈積於該介電層3之表面作以形成該第二電極4。本實施例係選擇以濺鍍系統成長鉑膜作為該第二電極4。Referring to FIG. 2 again, the electrode fabrication step is performed by disposing the second electrode 4 on the surface of the dielectric layer 3 such that the dielectric layer 3 is interposed between the first anodic oxide layer 2 and the second electrode. Between 4. More specifically, a metal material is deposited on the surface of the dielectric layer 3 by chemical vapor deposition or physical vapor deposition to form the second electrode 4. In this embodiment, a platinum film is grown as a second electrode 4 by a sputtering system.

此外,若欲形成如第3圖所示之電阻式記憶體,僅需於該介電層製作步驟完成後,再以該涵氧層製作步驟所述之方式,再將氧化物材質沈積於一介電層3之表面,並將吸氧原子摻雜入該氧化物材質中以形成另一第二涵氧層2’,以使該介電層係夾設於該二涵氧層2、2’之間。最後再進行該電極製作步驟,於該第二涵氧層2之表面設置該第二電極即可完成如第3圖所示之電阻式記憶體之製作。In addition, if the resistive memory as shown in FIG. 3 is to be formed, it is only necessary to deposit the oxide material in the manner described in the anodic layer fabrication step after the dielectric layer fabrication step is completed. a surface of the dielectric layer 3, and doping oxygen-absorbing atoms into the oxide material to form another second anodic oxide layer 2', so that the dielectric layer is sandwiched between the two Mn-oxide layers 2, 2 'between. Finally, the electrode fabrication step is performed, and the second electrode is disposed on the surface of the second anodic layer 2 to complete the fabrication of the resistive memory as shown in FIG.

為驗證本發明之電阻式記憶體確實具有前述之功效,另進行下列電性量測分析:In order to verify that the resistive memory of the present invention does have the aforementioned effects, the following electrical measurement analysis is performed:

以下分析係針對習用電阻式記憶體(以下簡稱對照組)及本發明之電阻式記憶體(以下簡稱實驗組)進行比較。該對照組及實驗組之第一電極1皆以氮化鈦製成,第二電極4皆以鉑製成,介電層3皆以矽鍺氧化物(SiGeO)製成,該實驗組如第2圖所示,另設有以氮化之矽鍺氧化物(SiGeO)製成的涵氧層2。The following analysis is performed for a conventional resistive memory (hereinafter referred to as a control group) and a resistive memory of the present invention (hereinafter referred to as an experimental group). The first electrode 1 of the control group and the experimental group are made of titanium nitride, the second electrode 4 is made of platinum, and the dielectric layer 3 is made of bismuth oxide (SiGeO). As shown in Fig. 2, an oxo layer 2 made of nitrided tantalum oxide (SiGeO) is additionally provided.

請參照第5a圖所示,其係為對照組之切換電壓分佈圖,由結果可明顯得知,由於該對照組於電壓每次切換後,如前述每次形成的電子傳輸路徑皆不固定,造成如第5a圖切換電壓分佈較廣之結果(切換電壓由0.8V到1.5V以上),因此其切換電壓並不穩定。Please refer to the figure 5a, which is the switching voltage distribution map of the control group. It can be clearly seen from the results that since the control group is not fixed after each switching of the voltage, the electron transport path formed every time is not fixed. As a result of the wide switching voltage distribution as shown in Fig. 5a (the switching voltage is from 0.8V to 1.5V or more), the switching voltage is not stable.

請參照第5b圖所示,其係為實驗組之切換電壓分佈圖,由結果可明顯得知,由於本發明之電阻式記憶體另設有該涵氧層2,如前述可使電子傳輸路徑較為穩定,由量測結果亦可得知,切換電壓相當集中,而不會有對照組切換電壓不穩定之缺點,可驗證本發明之電阻式記憶體確實具有固定電子傳輸路徑及穩定切換電壓之功效。Please refer to FIG. 5b, which is a switching voltage distribution diagram of the experimental group. It can be clearly seen from the results that since the resistive memory of the present invention is additionally provided with the sulphide layer 2, the electron transport path can be made as described above. It is relatively stable, and it can be known from the measurement results that the switching voltage is quite concentrated, and there is no disadvantage that the switching voltage of the control group is unstable. It can be verified that the resistive memory of the present invention does have a fixed electron transmission path and a stable switching voltage. efficacy.

請參照第6a圖所示,其係為對照組之電阻穩定度,由於對照組如前述具有氧原子逸散及電子傳輸路徑不穩定之缺點,因此結果可得知其確實造成對造組具有電阻狀態不穩定,且會有裂化之狀況產生,因此耐使用度及穩定度皆不佳。Please refer to Figure 6a, which is the resistance stability of the control group. As the control group has the disadvantages of oxygen atom escaping and unstable electron transport path, the results show that it does cause resistance to the formation. The state is unstable and there is a cracking condition, so the durability and stability are not good.

請參照第6b圖所示,其係為本發明之實驗組之電阻穩定度,由結果可明顯得知,本發明之電阻式記憶體由於可避免氧原子逸散,且可穩定電子傳輸路徑,因此分析結 果可得知本實驗組之電阻狀態穩定,且無裂化現象產生。可驗證本發明之電阻式記憶體確實具有穩定電阻之功效。Referring to FIG. 6b, which is the resistance stability of the experimental group of the present invention, it is apparent from the results that the resistive memory of the present invention can avoid the escape of oxygen atoms and stabilize the electron transport path. Therefore analyzing the knot It can be seen that the resistance state of the experimental group is stable and no cracking occurs. It can be verified that the resistive memory of the present invention does have the effect of stabilizing resistance.

因此,本發明之電阻式記憶體透過該涵氧層2之設置,可於捕捉氧原子同時,穩定金屬絲之長度及路徑,以穩定切換電壓及電阻值,並提升耐使用度及穩定度。Therefore, the resistive memory of the present invention can block the length and path of the wire while capturing oxygen atoms while passing through the sulphate layer 2, thereby stabilizing the switching voltage and the resistance value, and improving the durability and stability.

雖然本發明已利用上述較佳實施例揭示,然其並非用以限定本發明,任何熟習此技藝者在不脫離本發明之精神和範圍之內,相對上述實施例進行各種更動與修改仍屬本發明所保護之技術範疇,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。While the invention has been described in connection with the preferred embodiments described above, it is not intended to limit the scope of the invention. The technical scope of the invention is protected, and therefore the scope of the invention is defined by the scope of the appended claims.

[本發明][this invention]

1‧‧‧第一電極1‧‧‧first electrode

2‧‧‧第一涵氧層2‧‧‧First oxo layer

2’‧‧‧第二涵氧層2'‧‧‧Second oxo layer

3‧‧‧介電層3‧‧‧ dielectric layer

4‧‧‧第二電極4‧‧‧second electrode

A‧‧‧金屬絲A‧‧‧Wire

B‧‧‧氧原子B‧‧‧Oxygen atom

C‧‧‧氮原子C‧‧‧ nitrogen atom

[先前技術][Prior technology]

91‧‧‧第一電極91‧‧‧First electrode

92‧‧‧第二電極92‧‧‧second electrode

93‧‧‧電阻切換反應層93‧‧‧Resistance switching reaction layer

94‧‧‧金屬絲94‧‧‧Wire

95‧‧‧氧原子95‧‧‧Oxygen atom

第1a圖:習知電阻式記憶體之結構剖面圖。Figure 1a: A cross-sectional view of a conventional resistive memory structure.

第1b圖:習知電阻式記憶體之局部放大圖。Figure 1b: A partial enlarged view of a conventional resistive memory.

第2圖:本發明之電阻式記憶體之結構剖面圖。Fig. 2 is a cross-sectional view showing the structure of the resistive memory of the present invention.

第3圖:本發明之另一實施例電阻式記憶體之結構剖面圖。Figure 3 is a cross-sectional view showing the structure of a resistive memory according to another embodiment of the present invention.

第4a圖:本發明之電阻式記憶體之作動示意圖。Figure 4a is a schematic diagram of the operation of the resistive memory of the present invention.

第4b圖:本發明之電阻式記憶體之局部放大圖。Figure 4b is a partial enlarged view of the resistive memory of the present invention.

第5a圖:對照組之切換電壓分佈圖。Figure 5a: Switching voltage distribution of the control group.

第5b圖:實驗組之切換電壓分佈圖。Figure 5b: Switching voltage distribution of the experimental group.

第6a圖:對照組之電阻穩定性測試結果圖。Figure 6a: Figure of the resistance stability test results of the control group.

第6b圖:實驗組之電阻穩定性測試結果圖。Figure 6b: Diagram of the results of the resistance stability test of the experimental group.

1...第一電極1. . . First electrode

2...第一涵氧層2. . . First oxo layer

3...介電層3. . . Dielectric layer

4...第二電極4. . . Second electrode

Claims (9)

一種電阻式記憶體,包含:一第一電極;一涵氧層,設置於該第一電極之表面,該涵氧層係以含有一吸氧原子之氧化物材質製成,其中該吸氧原子係為氮、氟或氯原子;一介電層,係以氧化物材質製成,且係設置於該涵氧層之表面,使該涵氧層係位於該第一電極及介電層之間,且該介電層對氧原子之吸引力係小於該涵氧層對氧原子之吸引力;及一第二電極,係設置於該介電層之表面,使該介電層係位於該第二電極及涵氧層之間。 A resistive memory comprising: a first electrode; a sulphate layer disposed on a surface of the first electrode, the anodic layer being made of an oxide material containing an oxygen absorbing atom, wherein the oxygen absorbing atom Is a nitrogen, fluorine or chlorine atom; a dielectric layer is made of an oxide material and is disposed on the surface of the oxo layer such that the anodic layer is between the first electrode and the dielectric layer And the attraction of the dielectric layer to the oxygen atom is less than the attraction of the oxygen layer to the oxygen atom; and a second electrode is disposed on the surface of the dielectric layer such that the dielectric layer is located at the first Between the two electrodes and the culvert layer. 依申請專利範圍第1項所述之電阻式記憶體,其中該涵氧層厚度係為3~10nm。 The resistive memory according to claim 1, wherein the thickness of the anodic layer is 3 to 10 nm. 依申請專利範圍第1項所述之電阻式記憶體,其中該含有吸氧原子之氧化物係為含有吸氧原子之三氧化二鋁、二氧化鈦、氧化鎳、氧化鋅、氧化銅、二氧化鉿或矽鍺氧化物。 The resistive memory according to claim 1, wherein the oxide containing oxygen-absorbing atoms is aluminum oxide, titanium oxide, nickel oxide, zinc oxide, copper oxide or cerium oxide containing oxygen-absorbing atoms. Or bismuth oxide. 一種電阻式記憶體,包含:一第一電極;一第一涵氧層,設置於該第一電極之表面,該涵氧層係以含有一吸氧原子之氧化物材質製成;一介電層,係以氧化物材質製成,且係設置於該第一涵氧層之表面,使該第一涵氧層係位於該第一電極及介電 層之間;一第二涵氧層,設置於該介電層之表面,使該介電層位於該第一涵氧層及第二涵氧層之間,該第二涵氧層涵氧層係以含有一吸氧原子之氧化物材質製成,且該第一涵氧層及第二涵氧層對氧原子之吸引力皆大於該介電層對氧原子之吸引力,其中該吸氧原子係為氮、氟或氯原子;及一第二電極,係設置於該第二涵氧層之表面,使該第二涵氧層係位於該第二電極及介電層之間。 A resistive memory comprising: a first electrode; a first anodic layer disposed on a surface of the first electrode, the anodic layer being made of an oxide material containing an oxygen absorbing atom; a dielectric The layer is made of an oxide material and is disposed on the surface of the first ox layer, such that the first anodic layer is located at the first electrode and the dielectric Between the layers; a second sulphide layer disposed on the surface of the dielectric layer such that the dielectric layer is between the first anodic oxylayer and the second sulphide layer, and the second sulphide sulphide layer The material is made of an oxide material containing an oxygen-absorbing atom, and the first anodic oxygen layer and the second anodic oxygen layer are more attractive to oxygen atoms than the oxygen layer of the dielectric layer, wherein the oxygen is absorbed. The atomic system is a nitrogen, fluorine or chlorine atom; and a second electrode is disposed on the surface of the second oxo layer such that the second anodic layer is between the second electrode and the dielectric layer. 一種電阻式記憶體之製作方法,包含:一涵氧層製作步驟,將氧化物沈積於一第一電極之表面,並將一吸氧原子摻雜入該氧化物材質中以共同形成一涵氧層,其中該吸氧原子係為氮、氟或氯原子;一介電層製作步驟,將氧化物設置於該涵氧層之表面以形成一介電層,並使該涵氧層介於該介電層與該第一電極之間,其中該介電層對氧原子之吸引力係小於該涵氧層對氧原子之吸引力;及一電極製作步驟,將一第二電極設置於該介電層之表面,使該介電層係介於該涵氧層及該第二電極之間。 A method for fabricating a resistive memory, comprising: a step of fabricating an oxo layer, depositing an oxide on a surface of a first electrode, and doping an oxygen-absorbing atom into the oxide material to form a sulphide a layer, wherein the oxygen-absorbing atom is a nitrogen, fluorine or chlorine atom; a dielectric layer forming step of disposing an oxide on a surface of the oxo layer to form a dielectric layer, and the anodic layer is interposed Between the dielectric layer and the first electrode, wherein the dielectric layer has an attraction force to the oxygen atom that is less than the attraction of the oxygen layer to the oxygen atom; and an electrode fabrication step of placing a second electrode on the dielectric layer The surface of the electrical layer is such that the dielectric layer is interposed between the anodic layer and the second electrode. 依申請專利範圍第5項所述之電阻式記憶體之製作方法,其中該完成該介電層製作步驟後,係進一步將氧化物材質沈積於介電層之表面,並將吸氧原子摻雜入該氧化物材質中以形成一第二涵氧層後,再進行該電極製作步驟,將該第二電極設置於該第二涵氧層之表面。 The method for fabricating a resistive memory according to claim 5, wherein after the step of fabricating the dielectric layer, the oxide material is further deposited on the surface of the dielectric layer, and the oxygen-absorbing atoms are doped. After the oxide material is formed to form a second anodic oxide layer, the electrode fabrication step is performed, and the second electrode is disposed on the surface of the second anodic oxide layer. 依申請專利範圍第5項所述之電阻式記憶體之製作方 法,其中該涵氧層製作步驟中,係於該氧化物材質沈積同時通入該吸氧原子,使該吸氧原子摻雜進該氧化物物質中形成該第一涵氧層。 Producer of resistive memory according to item 5 of the patent application scope In the step of fabricating the oxo layer, the oxygen-absorbing atoms are introduced into the oxide material to cause the oxygen-absorbing atoms to be doped into the oxide material to form the first anodic oxide layer. 依申請專利範圍第5項所述之電阻式記憶體之製作方法,其中該涵氧層製作步驟中,係以電漿改質方式將該吸氧原子摻雜進該氧化物物質中形成該第一涵氧層。 The method for fabricating a resistive memory according to claim 5, wherein in the step of fabricating the oxygen layer, the oxygen-absorbing atom is doped into the oxide material by plasma modification to form the first A culvert layer. 依申請專利範圍第5項所述之電阻式記憶體之製作方法,其中該涵氧層製作步驟中,係於該氧化物材質沈積後,再進行退火製程,並同時通入該吸氧原子,使將該吸氧原子摻雜進該氧化物物質中形成該第一涵氧層。The method for fabricating a resistive memory according to claim 5, wherein in the step of fabricating the oxidized layer, after the oxide material is deposited, an annealing process is performed, and the oxygen-absorbing atom is simultaneously introduced. The oxygen absorbing atom is doped into the oxide material to form the first anodic oxide layer.
TW99131518A 2010-09-16 2010-09-16 Resistive memory device and its manufacturing method TWI430434B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW99131518A TWI430434B (en) 2010-09-16 2010-09-16 Resistive memory device and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW99131518A TWI430434B (en) 2010-09-16 2010-09-16 Resistive memory device and its manufacturing method

Publications (2)

Publication Number Publication Date
TW201214674A TW201214674A (en) 2012-04-01
TWI430434B true TWI430434B (en) 2014-03-11

Family

ID=46786546

Family Applications (1)

Application Number Title Priority Date Filing Date
TW99131518A TWI430434B (en) 2010-09-16 2010-09-16 Resistive memory device and its manufacturing method

Country Status (1)

Country Link
TW (1) TWI430434B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI680599B (en) * 2018-12-19 2019-12-21 國立中山大學 Composite resistive memory
TWI792423B (en) * 2021-07-16 2023-02-11 志陽憶存股份有限公司 Resistive random access memory and fabrication method for resistive random access memory

Also Published As

Publication number Publication date
TW201214674A (en) 2012-04-01

Similar Documents

Publication Publication Date Title
US8592794B2 (en) Resistance random access memory element and method for making the same
Gan et al. Investigation of resistive switching in copper/InGaZnO/Al2O3-based memristor
US10354935B2 (en) Graphene structure and method for manufacturing the same
JP5621784B2 (en) Method for manufacturing variable resistance element using electrochemical reaction
US20110193050A1 (en) Semiconductor memory device and method of manufacturing the same
JP5636092B2 (en) Nonvolatile memory element and manufacturing method thereof
KR101805827B1 (en) Negative differential resistance including trap layer and its manufacturing method
US12010929B2 (en) Memory device and manufacturing method therefor
KR101570742B1 (en) Resistive random access memory and method of fabricating the same
TWI569416B (en) Resistive random access memory and method of fabricating the same
TWI430434B (en) Resistive memory device and its manufacturing method
TWI637485B (en) Resistance change device and manufacturing method of resistance change device
TWI538270B (en) Crystal structure and manufacturing method thereof
KR101789755B1 (en) Resistive Random Access Memory
TW201638946A (en) Resistive random access memory
KR20120032909A (en) Manufacturing apparatus for resistance memory device
KR101104675B1 (en) Hole transport layer for light emitting device and manufacturing method thereof
TWI399852B (en) Resistance random access memory and method of fabricating the same
US10700276B2 (en) Preparation method of Cu-based resistive random access memory, and memory
CN1964076A (en) Gate structure, semiconductor memory device having the gate structure and methods of fabricating the same
US7842962B2 (en) Nitride semiconductor device and method of manufacturing the same
JP2010045308A (en) Semiconductor device and method of manufacturing the same, and mos type field-effect transistor and method of manufacturing the same
TWI549326B (en) Resistive ram and method of manufacturing the same
KR20190137875A (en) Method of manufacturing resistance change element and resistance change element
US10164180B2 (en) Variable resistance element and memory device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees