TWI494935B - Data stream processing device with high reliability - Google Patents
Data stream processing device with high reliability Download PDFInfo
- Publication number
- TWI494935B TWI494935B TW099122892A TW99122892A TWI494935B TW I494935 B TWI494935 B TW I494935B TW 099122892 A TW099122892 A TW 099122892A TW 99122892 A TW99122892 A TW 99122892A TW I494935 B TWI494935 B TW I494935B
- Authority
- TW
- Taiwan
- Prior art keywords
- volatile memory
- data
- processing device
- power source
- control unit
- Prior art date
Links
- 238000012545 processing Methods 0.000 title claims description 23
- 230000015654 memory Effects 0.000 claims description 67
- 238000004891 communication Methods 0.000 claims description 36
- 239000003990 capacitor Substances 0.000 claims description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 239000010931 gold Substances 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 239000000463 material Substances 0.000 claims description 2
- 230000001568 sexual effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 238000007689 inspection Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Power Sources (AREA)
Description
本發明係有關一種資料與資料流處理裝置,特別是一種具有高信賴度資料與資料流處理裝置。The invention relates to a data and data stream processing device, in particular to a device with high reliability data and data stream processing.
電子科技及通信技術的發展,造就便利的生活,卻也伴隨產生複雜的電磁雜訊環境,而容易對電子裝置造成干擾。尤其儲存裝置進行寫入動作時,雜訊干擾或其電源不穩定容易造成資料寫入錯誤。The development of electronic technology and communication technology has created a convenient life, but it also has a complicated electromagnetic noise environment, which easily causes interference to electronic devices. In particular, when the storage device performs a write operation, noise interference or its power supply instability may cause data writing errors.
又或者,電磁干擾容易對嵌入式裝置造成程式運行錯誤,而癱瘓裝置運作。習見之解決方式係以控制器之計數器計數一固定期間,而於程式運行必經之處將計數器歸零,當程式運行錯誤時,將無法將計數器歸零,而造成計數器溢位,進而觸發控制器重置動作,使程式得以恢復正常運行。Or, electromagnetic interference can easily cause a program running error to the embedded device, and the device operates. The solution is to count the counter of the controller for a fixed period, and reset the counter to zero when the program runs. When the program runs incorrectly, the counter cannot be reset to zero, causing the counter to overflow and trigger. The controller resets the action and returns the program to normal operation.
然,上述方法仍有缺陷,因計數器之時脈來源與控制器相同,倘若控制器無法正常作動係因時脈的錯誤,此時,亦會造成計數器失效,將無法使控制器重置。However, the above method still has defects, because the clock source of the counter is the same as that of the controller. If the controller fails to operate normally due to the error of the clock, the counter will be invalidated and the controller will not be reset.
另一方面,在通訊上,同時對於二裝置進行傳訊時,容易造成訊息遺漏或錯誤,亦有可能造成系統運行錯誤,而有重置的需求。On the other hand, in the communication, when the two devices are simultaneously transmitted, it is easy to cause the message to be missed or wrong, and it may also cause the system to run incorrectly, and there is a need for resetting.
有鑑於此,本發明之主要目的在於提出一種具有高信賴度資料與資料流處理裝置,可有效於系統運行錯誤時將系統重置,並提供高信賴度的資料流通訊及資料儲存。In view of this, the main object of the present invention is to provide a device with high reliability data and data stream processing, which can effectively reset the system when the system runs incorrectly, and provide high-reliability data stream communication and data storage.
一種具有高信賴度資料與資料流處理裝置,包含:通訊模組,用以通訊至少一外部裝置;儲存模組,用以儲存通訊模組通訊之資料;控制單元,用以控制通訊模組及儲存模組,並於特定時間內發出清除訊號;計數單元,電連接控制單元,若於計數溢位前收到清除訊號,則歸零計數,若於計數溢位時未收到清除訊號,則重置控制單元;及電源,用以供電處理裝置。A high-reliability data and data stream processing device includes: a communication module for communicating at least one external device; a storage module for storing communication data of the communication module; and a control unit for controlling the communication module and The storage module sends out a clear signal within a certain time; the counting unit is electrically connected to the control unit, and if the clear signal is received before the overflow of the count, the zero count is returned, and if the clear signal is not received when the overflow occurs, Resetting the control unit; and a power source for powering the processing device.
有關本發明之較佳實施例及其功效,茲配合圖示說明如後。Preferred embodiments of the invention and their efficacy are described below in conjunction with the drawings.
以下舉出具體實施例以詳細說明本發明之內容,並以圖示作為輔助說明。說明中提及之符號係參照圖示符號。Specific examples are given below to explain the contents of the present invention in detail, and are illustrated by the accompanying drawings. The symbols mentioned in the description are referred to the pictograms.
請參照第1圖所示,係為本發明第一實施例之方塊圖。本發明實施例之資料與資料流處理裝置包含通訊模組1、儲存模組2、控制單元3、計數單元4及電源5。通訊模組1用以通訊至少一外部裝置。儲存模組2用以儲存通訊模組1通訊之資料。控制單元3用以控制通訊模組1及儲存模組2,並於迴圈主程式(Run Robin)最末端發出清除訊號31。計數單元4電連接控制單元3,若於計數溢位前收到清除訊號31,則歸零計數,若於計數溢位時未收到清除訊號31,則發出重置訊號41以重置控制單元3。電源5,用以供電處理裝置。Referring to Fig. 1, there is shown a block diagram of a first embodiment of the present invention. The data and data stream processing device of the embodiment of the invention comprises a communication module 1, a storage module 2, a control unit 3, a counting unit 4 and a power source 5. The communication module 1 is configured to communicate with at least one external device. The storage module 2 is configured to store the communication data of the communication module 1. The control unit 3 is configured to control the communication module 1 and the storage module 2, and sends a clear signal 31 at the end of the loop main program (Run Robin). The counting unit 4 is electrically connected to the control unit 3. If the clear signal 31 is received before the counting overflow, the resetting is performed. If the clear signal 31 is not received when the overflow occurs, the reset signal 41 is issued to reset the control unit. 3. The power source 5 is used to supply power to the processing device.
於此,通訊模組1可包含上行通訊單元及下行通訊單元,控制單元3以分時多工方式控制通訊模組1,可同時控制上行通訊單元及下行通訊單元,以與二外部裝置進行通訊,而避免與其中之一外部裝置通訊而遺漏另一外部裝置之訊息之情事。通訊模組1之通訊介面可為UART、SPI、GPIO、USB,但本發明並非以此為限。The communication module 1 can include an uplink communication unit and a downlink communication unit. The control unit 3 controls the communication module 1 in a time division multiplexing mode, and can simultaneously control the uplink communication unit and the downlink communication unit to communicate with two external devices. And avoid communicating with one of the external devices and missing the message of the other external device. The communication interface of the communication module 1 can be UART, SPI, GPIO, USB, but the invention is not limited thereto.
實質上,控制單元3可為單晶片,其與通訊模組1之通訊可於通訊介面之中斷服務中進行,並於時間中斷副程式中分次處理所通訊之資料。同理,較冗長之程序亦可以此分時方式進行而達到多工之效果。控制單元3較佳地可於主程式的最末端發送清除訊號31,使程式運行更穩定。然,應避免於中斷副程式中發送清除訊號31,以免中斷副程式正常運行而歸零計數單元4,但主程式已發生異常,而無法將控制單元3重置。In essence, the control unit 3 can be a single chip, and the communication with the communication module 1 can be performed in the interrupt service of the communication interface, and the data communicated is processed in a time interrupt subroutine. In the same way, the more lengthy procedures can be carried out in a time-sharing manner to achieve the effect of multiplex. The control unit 3 preferably sends a clear signal 31 at the very end of the main program to make the program run more stable. However, it should be avoided to send the clear signal 31 in the interrupt subroutine so as not to interrupt the normal operation of the subprogram and return to the zero count unit 4, but the main program has an abnormality, and the control unit 3 cannot be reset.
儲存模組2可包含第一非揮發性記憶體及第二非揮發性記憶體。第一非揮發性記憶體包含第一儲存空間及第二儲存空間,用以儲存資料及資料之檢查碼。當該第一非揮發性記憶體之第一儲存空間儲滿時,第一非揮發性記憶體備份至第二非揮發性記憶體,並以第二儲存空間儲存後續之資料。於此,第一非揮發性記憶體可為電子可擦拭記憶體(EEPROM),第二非揮發性記憶體可為快閃記憶體(FLASH ROM)。The storage module 2 can include a first non-volatile memory and a second non-volatile memory. The first non-volatile memory includes a first storage space and a second storage space for storing the inspection code of the data and the data. When the first storage space of the first non-volatile memory is full, the first non-volatile memory is backed up to the second non-volatile memory, and the subsequent data is stored in the second storage space. Here, the first non-volatile memory may be an electronically erasable memory (EEPROM), and the second non-volatile memory may be a flash memory (FLASH ROM).
請參照第2圖所示,係為本發明第二實施例之方塊圖。本發明實施例之資料與資料流處理裝置如同第一實施例所述,進一步包含揮發性記憶體6及備源模組7。揮發性記憶體6包含資料區及指標區。資料區儲存通訊模組1通訊之資料及根據該筆資料產生對應之檢查碼,指標區亦儲存相同之檢查碼及資料之指標。藉由檢查碼可比對儲存於揮發性記憶體6之資料區與指標區之檢查碼,以確認揮發性記憶體6儲存之資料之正確性。於此,揮發性記憶體6較佳地可為靜態記憶體(SRAM)。Please refer to FIG. 2, which is a block diagram of a second embodiment of the present invention. The data and data stream processing device of the embodiment of the present invention further includes the volatile memory 6 and the backup source module 7 as described in the first embodiment. Volatile memory 6 contains a data area and an indicator area. The data area stores the information of the communication module 1 communication and generates the corresponding inspection code based on the data. The indicator area also stores the same inspection code and data index. The check code stored in the data area and the index area of the volatile memory 6 can be compared by the check code to confirm the correctness of the data stored in the volatile memory 6. Here, the volatile memory 6 is preferably a static memory (SRAM).
備源模組7於電源5失效時,供電至揮發性記憶體6。備源模組7包含備用電源及電源感測單元。電源感測單元感測電源5之供電狀態,於電源5失效時啟動備用電源,以供電至揮發性記憶體6,使揮發性記憶體6可維持所儲存之資料。於此,備用電源較佳地可為金電容或電池。電源5電連接至備用電源,可於電源5未失效時對備用電源進行充電。The backup source module 7 supplies power to the volatile memory 6 when the power source 5 fails. The backup source module 7 includes a backup power supply and a power sensing unit. The power sensing unit senses the power supply state of the power source 5, and activates the backup power source when the power source 5 fails to supply power to the volatile memory 6, so that the volatile memory 6 can maintain the stored data. Here, the backup power source may preferably be a gold capacitor or a battery. The power source 5 is electrically connected to the backup power source to charge the backup power source when the power source 5 has not failed.
在本實施例中,儲存模組2較佳地可包含二第一非揮發性記憶體21及二第二非揮發性記憶體22。每一第一非揮發性記憶體21均儲存通訊模組1通訊之資料及根據該筆資料產生對應之檢查碼,第一非揮發性記憶體相互備存,當第一非揮發性記憶體儲存至特定容量時,二第一非揮發性記憶體分別備份至二第二非揮發性記憶體。於此,第一非揮發性記憶體21之容量低於第二非揮發性記憶體22,第一非揮發性記憶體21之讀寫次數高於第二非揮發性記憶體22。In this embodiment, the storage module 2 preferably includes two first non-volatile memory 21 and two second non-volatile memory 22. Each of the first non-volatile memory 21 stores the communication data of the communication module 1 and generates a corresponding inspection code according to the data, and the first non-volatile memory is stored with each other when the first non-volatile memory is stored. At a specific capacity, the two first non-volatile memories are backed up to the second non-volatile memory, respectively. Here, the capacity of the first non-volatile memory 21 is lower than that of the second non-volatile memory 22, and the number of reading and writing of the first non-volatile memory 21 is higher than that of the second non-volatile memory 22.
舉例而言,第一非揮發性記憶體21具有二頁的儲存空間,當資料寫滿第一頁時,將所儲存之資料備份至第二非揮發性記憶體22,同時若有其他資料需儲存,則儲存至第二頁。據此,可有效減少第二非揮發性記憶體22之寫入次數,延長其使用壽命。For example, the first non-volatile memory 21 has two pages of storage space, and when the data is filled with the first page, the stored data is backed up to the second non-volatile memory 22, and if other materials are needed Save and save to the second page. Accordingly, the number of writes of the second non-volatile memory 22 can be effectively reduced, and the service life thereof can be prolonged.
控制單元3將通訊模組1通訊之資料陸續儲存至揮發性記憶體6及二第一非揮發性記憶體21,據此可擁有三重資料備份。當控制單元3檢查揮發性記憶體6儲存之資料錯誤時,可自第一非揮發性記憶體21復原該筆資料。或者,若其中一第一非揮發性記憶體21失效或其儲存資料錯誤時,可由另一第一非揮發性記憶體21取代或復原資料,同理亦可應用於第二非揮發性記憶體22。因此,即使資料與資料流處理裝置遭遇雜訊干擾或電源中斷,使得儲存模組2或揮發性記憶體6寫入錯誤,資料仍得以復原。The control unit 3 successively stores the data communicated by the communication module 1 to the volatile memory 6 and the second non-volatile memory 21, thereby having a triple data backup. When the control unit 3 checks that the data stored in the volatile memory 6 is incorrect, the data can be restored from the first non-volatile memory 21. Alternatively, if one of the first non-volatile memory 21 fails or the stored data is incorrect, the data may be replaced or restored by the other first non-volatile memory 21, and the second non-volatile memory may be applied to the second non-volatile memory. twenty two. Therefore, even if the data and data stream processing device encounters noise interference or power interruption, the storage module 2 or the volatile memory 6 is written incorrectly, and the data is restored.
綜上所述,本發明提出之具有高信賴度資料與資料流處理裝置可於裝置異常時重置,以複合式記憶體交互備份,並以分時多工方式運行,確實可達到高信賴度資料及資料流處理。In summary, the high-reliability data and data stream processing device proposed by the present invention can be reset when the device is abnormal, and the composite memory is interactively backed up and operated in a time-division multiplex mode, which can achieve high reliability. Data and data stream processing.
雖然本發明的技術內容已經以較佳實施例揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神所作些許之更動與潤飾,皆應涵蓋於本發明的範疇內,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。Although the technical content of the present invention has been disclosed in the above preferred embodiments, it is not intended to limit the present invention, and any modifications and refinements made by those skilled in the art without departing from the spirit of the present invention are encompassed by the present invention. The scope of protection of the present invention is therefore defined by the scope of the appended claims.
1‧‧‧通訊模組1‧‧‧Communication module
2‧‧‧儲存模組2‧‧‧Storage module
21‧‧‧第一非揮發性記憶體21‧‧‧First non-volatile memory
22‧‧‧第二非揮發性記憶體22‧‧‧Second non-volatile memory
3‧‧‧控制單元3‧‧‧Control unit
31‧‧‧清除訊號31‧‧‧Clear signal
4‧‧‧計數單元4‧‧‧counting unit
41‧‧‧重置訊號41‧‧‧Reset signal
5‧‧‧電源5‧‧‧Power supply
6‧‧‧揮發性記憶體6‧‧‧ volatile memory
7‧‧‧備源模組7‧‧‧Resource module
第1圖為本發明第一實施例之方塊圖。Figure 1 is a block diagram of a first embodiment of the present invention.
第2圖為本發明第二實施例之方塊圖。Figure 2 is a block diagram of a second embodiment of the present invention.
1...通訊模組1. . . Communication module
2...儲存模組2. . . Storage module
3...控制單元3. . . control unit
31...清除訊號31. . . Clear signal
4...計數單元4. . . Counting unit
41...重置訊號41. . . Reset signal
5...電源5. . . power supply
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW099122892A TWI494935B (en) | 2010-07-12 | 2010-07-12 | Data stream processing device with high reliability |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW099122892A TWI494935B (en) | 2010-07-12 | 2010-07-12 | Data stream processing device with high reliability |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201203266A TW201203266A (en) | 2012-01-16 |
| TWI494935B true TWI494935B (en) | 2015-08-01 |
Family
ID=46756356
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW099122892A TWI494935B (en) | 2010-07-12 | 2010-07-12 | Data stream processing device with high reliability |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI494935B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20170123702A1 (en) * | 2014-04-01 | 2017-05-04 | Hewlet Packard Enterprise Development LP | Providing backup power |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW408271B (en) * | 1997-06-10 | 2000-10-11 | Hitachi Ltd | Data processor and mobile communication terminal |
| TW200604934A (en) * | 2004-07-16 | 2006-02-01 | Benq Corp | Firmware management system and method thereof |
| TW200620926A (en) * | 2004-12-01 | 2006-06-16 | Chung Shan Inst Of Science | Control device for composite wireless data transmission link and the method thereof |
| TW200628805A (en) * | 2004-08-27 | 2006-08-16 | Itron Electricity Metering Inc | Fireware power cycle routine |
| TWI261678B (en) * | 2003-09-02 | 2006-09-11 | Sony Corp | Battery remaining power calculating method, battery remaining power calculating device, and battery remaining power calculating program |
| US20070089031A1 (en) * | 2005-09-30 | 2007-04-19 | Intel Corporation | Methods and arrangements to remap degraded storage blocks |
| TW200723000A (en) * | 2005-08-03 | 2007-06-16 | Sandisk Corp | Mass data storage system |
| TWI324309B (en) * | 2002-08-26 | 2010-05-01 | Interdigital Tech Corp | Communication circuit |
-
2010
- 2010-07-12 TW TW099122892A patent/TWI494935B/en active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW408271B (en) * | 1997-06-10 | 2000-10-11 | Hitachi Ltd | Data processor and mobile communication terminal |
| TWI324309B (en) * | 2002-08-26 | 2010-05-01 | Interdigital Tech Corp | Communication circuit |
| TWI261678B (en) * | 2003-09-02 | 2006-09-11 | Sony Corp | Battery remaining power calculating method, battery remaining power calculating device, and battery remaining power calculating program |
| TW200604934A (en) * | 2004-07-16 | 2006-02-01 | Benq Corp | Firmware management system and method thereof |
| TW200628805A (en) * | 2004-08-27 | 2006-08-16 | Itron Electricity Metering Inc | Fireware power cycle routine |
| TW200620926A (en) * | 2004-12-01 | 2006-06-16 | Chung Shan Inst Of Science | Control device for composite wireless data transmission link and the method thereof |
| TW200723000A (en) * | 2005-08-03 | 2007-06-16 | Sandisk Corp | Mass data storage system |
| US20070089031A1 (en) * | 2005-09-30 | 2007-04-19 | Intel Corporation | Methods and arrangements to remap degraded storage blocks |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201203266A (en) | 2012-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11200120B2 (en) | Hybrid memory system with configurable error thresholds and failure analysis capability | |
| TWI869585B (en) | System comprising a storage device and method for operating storage device | |
| EP2249243B1 (en) | Backup method, disc array device, and controller | |
| US9952795B2 (en) | Page retirement in a NAND flash memory system | |
| US8671330B2 (en) | Storage device, electronic device, and data error correction method | |
| EP2811392B1 (en) | Method and device for reducing read delay | |
| CN109426580A (en) | Data storage device and its operating method | |
| CN116783654A (en) | Adaptive error correction to improve system memory reliability, availability, and serviceability (RAS) | |
| KR102571747B1 (en) | Data storage device and operating method thereof | |
| KR102677761B1 (en) | Host memory protection via powered persistent store | |
| EP2770507B1 (en) | Memory circuits, method for accessing a memory and method for repairing a memory | |
| US12298853B2 (en) | Systems, methods, and devices for data recovery with spare storage device and fault resilient storage device | |
| US12169436B2 (en) | Serial attached non-volatile memory | |
| US10733069B2 (en) | Page retirement in a NAND flash memory system | |
| US10346072B1 (en) | Dislocated power loss protection charge storage | |
| US20150200685A1 (en) | Recording and reproducing device, error correction method, and control device | |
| US20210349781A1 (en) | Systems, methods, and devices for data recovery using parity space as recovery space | |
| CN110737539A (en) | Die level error recovery scheme | |
| TWI494935B (en) | Data stream processing device with high reliability | |
| US9612904B2 (en) | Memory system and method for securing volatile memory during sleep mode using the same ECC module used to secure non-volatile memory during active mode | |
| US10949361B1 (en) | Multiprocessor software-defined solid-state storage drive | |
| US20240134757A1 (en) | Serial attached non-volatile memory | |
| US8964495B2 (en) | Memory operation upon failure of one of two paired memory devices | |
| CN121116702A (en) | Data storage system and apparatus, error correction code device |