TWI455664B - Connecting substrate and laminated package structure - Google Patents
Connecting substrate and laminated package structure Download PDFInfo
- Publication number
- TWI455664B TWI455664B TW101140433A TW101140433A TWI455664B TW I455664 B TWI455664 B TW I455664B TW 101140433 A TW101140433 A TW 101140433A TW 101140433 A TW101140433 A TW 101140433A TW I455664 B TWI455664 B TW I455664B
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- electrical contact
- conductive
- connection substrate
- contact pads
- Prior art date
Links
Classifications
-
- H10W74/15—
-
- H10W90/724—
-
- H10W90/734—
-
- H10W90/754—
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
本發明涉及一種半導體封裝技術,特別涉及一種連接基板及層疊封裝(package-on-package,POP)結構。 The present invention relates to a semiconductor package technology, and more particularly to a connection substrate and a package-on-package (POP) structure.
隨著半導體器件尺寸的不斷減小,具有半導體器件的層疊封裝結構也逐漸地備受關注。層疊封裝結構一般通過層疊製作方法製成。在傳統的層疊製作方法中,為了實現高密度集成及小面積安裝,通常通過直徑為200微米至300微米的焊球將上下兩個封裝器件電連接。然而,直徑為200微米至300微米的焊球不僅體積較大,而且容易在焊球與其連接的電性接觸墊之間產生斷裂,因此,不僅使得下封裝器件上與錫球對應的焊盤的面積也較大,進而難以縮小層疊封裝結構的體積,而且降低了層疊封裝結構的成品率及可靠性。下封裝器件封裝於上下兩個電路載板之間,其產生的熱量並不容易發散出,下封裝器件的散熱性較差,影響整個層疊封裝結構使用壽命。 As the size of semiconductor devices continues to decrease, laminated package structures having semiconductor devices are also receiving increasing attention. The package structure is generally made by a laminate manufacturing method. In the conventional laminate fabrication method, in order to achieve high-density integration and small-area mounting, the upper and lower package devices are usually electrically connected by solder balls having a diameter of 200 μm to 300 μm. However, a solder ball having a diameter of 200 μm to 300 μm is not only bulky, but also easily breaks between the solder ball and the electrical contact pad to which it is connected, so that not only the pad corresponding to the solder ball on the lower package device is made. The area is also large, which makes it difficult to reduce the volume of the package structure and reduce the yield and reliability of the package structure. The lower package device is packaged between the upper and lower circuit carriers, and the heat generated by the package is not easily dissipated, and the heat dissipation of the lower package device is poor, which affects the service life of the entire package package structure.
有鑑於此,提供一種可靠性較高並且散熱性良好的連接基板及層疊封裝結構實屬必要。 In view of the above, it is necessary to provide a connection substrate and a laminated package structure which are highly reliable and have good heat dissipation properties.
一種連接基板,其包括絕緣基材、多個導電柱及導熱金屬框,所 述絕緣基材具有相對的第一表面和第二表面,所述絕緣基材內形成有多個貫穿所述第一表面和第二表面的多個通孔,所述多個導電柱一一對應地收容於多個通孔內,自所述絕緣基材的第二表面向第一表面,形成有收容孔,所述導熱金屬框具有頂板及與頂板連接的側板,所述導熱金屬框配合收容於所述收容孔內,所述頂板從第一表面一側露出,所述側板與收容孔的內壁配合接觸。 A connection substrate comprising an insulating substrate, a plurality of conductive pillars and a thermally conductive metal frame The insulating substrate has opposite first and second surfaces, and a plurality of through holes penetrating the first surface and the second surface are formed in the insulating substrate, and the plurality of conductive columns are in one-to-one correspondence The ground heat is disposed in the plurality of through holes, and the receiving hole is formed from the second surface of the insulating substrate toward the first surface. The heat conductive metal frame has a top plate and a side plate connected to the top plate, and the heat conductive metal frame is matched and received. In the receiving hole, the top plate is exposed from a side of the first surface, and the side plate is in mating contact with an inner wall of the receiving hole.
一種層疊封裝結構,其包括第一封裝基板、封裝於第一封裝基板的第一晶片、第二封裝基板、封裝於第二封裝基板的第二晶片、第一焊接材料、第二焊接材料及所述的連接基板,所述第一封裝基板設置於所述連接基板的第二表面一側,所述第一封裝基板與連接基板相接觸的表面具有多個第三電性接觸墊及多個第四電性接觸墊,所述第一晶片通過多個第三電性接觸墊與第一封裝基板電連接,每個所述導電柱的一端通過第一焊接材料與一個對應的第三電性接觸墊相互電連接,所述第一晶片收容於所述連接基板的導熱金屬框內,所述第二封裝基板設置於連接基板的第一表面的一側,所述第二封裝基板具有與多個導電柱一一對應的第七電性接觸墊,每個導電柱的另一端通過第二焊接材料與對應的第七電性接觸墊電連接。 A stacked package structure comprising a first package substrate, a first wafer packaged on the first package substrate, a second package substrate, a second wafer packaged on the second package substrate, a first solder material, a second solder material, and a The first package substrate is disposed on a side of the second surface of the connection substrate, and the surface of the first package substrate that is in contact with the connection substrate has a plurality of third electrical contact pads and a plurality of a fourth electrical contact pad, the first wafer is electrically connected to the first package substrate through a plurality of third electrical contact pads, and one end of each of the conductive posts is electrically connected to a corresponding third through the first solder material The pads are electrically connected to each other, the first chip is received in a thermally conductive metal frame of the connection substrate, the second package substrate is disposed on a side of the first surface of the connection substrate, and the second package substrate has a plurality of The seventh electrical contact pads corresponding to the conductive columns are one-to-one, and the other end of each of the conductive posts is electrically connected to the corresponding seventh electrical contact pad through the second solder material.
本技術方案提供的連接基板,其內部形成有導熱金屬框,以用於收容晶片並將晶片產生的熱量快速傳導。本技術方案提供的層疊封裝機構,由於第一晶片收容於連接基板的導熱金屬框中,從而第一晶片產生的熱量能夠快速地從第一晶片傳導出來,使得第一晶片在使用過程中不會溫度過高,提高第一晶片的使用壽命。 The connection substrate provided by the technical solution has a heat conductive metal frame formed therein for accommodating the wafer and rapidly transferring heat generated by the wafer. According to the technical solution of the present invention, since the first wafer is housed in the heat conductive metal frame of the connection substrate, heat generated by the first wafer can be quickly conducted from the first wafer, so that the first wafer does not be used during use. The temperature is too high to increase the life of the first wafer.
10‧‧‧層疊封裝結構 10‧‧‧Layered package structure
20‧‧‧第一封裝基板 20‧‧‧First package substrate
21‧‧‧第一基底層 21‧‧‧First basal layer
2110‧‧‧第三表面 2110‧‧‧ third surface
2120‧‧‧第四表面 2120‧‧‧ fourth surface
22‧‧‧第一導電線路圖形 22‧‧‧First conductive line pattern
2210‧‧‧第三電性接觸墊 2210‧‧‧ Third electrical contact pad
2220‧‧‧第四電性接觸墊 2220‧‧‧4th electrical contact pad
23‧‧‧第二導電線路圖形 23‧‧‧Second conductive line pattern
2310‧‧‧第五電性接觸墊 2310‧‧‧ fifth electrical contact pad
24‧‧‧第一防焊層 24‧‧‧First solder mask
25‧‧‧第二防焊層 25‧‧‧Second solder mask
26‧‧‧錫球 26‧‧‧ solder balls
30‧‧‧第一晶片 30‧‧‧First chip
31‧‧‧導電盲孔 31‧‧‧ Conductive blind holes
32‧‧‧第一封裝膠體 32‧‧‧First encapsulant
40‧‧‧第二封裝基板 40‧‧‧Second package substrate
42‧‧‧第二基底層 42‧‧‧Second basal layer
421‧‧‧第五表面 421‧‧‧ fifth surface
422‧‧‧第六表面 422‧‧‧ sixth surface
43‧‧‧第三導電線路圖形 43‧‧‧ Third conductive circuit pattern
431‧‧‧第六電性接觸墊 431‧‧‧6th electrical contact pad
44‧‧‧第四導電線路圖形 44‧‧‧fourth conductive line pattern
441‧‧‧第七電性接觸墊 441‧‧‧ seventh electrical contact pad
45‧‧‧第三防焊層 45‧‧‧ Third solder mask
46‧‧‧第四防焊層 46‧‧‧four solder mask
47‧‧‧導電孔 47‧‧‧Electrical hole
50‧‧‧第二晶片 50‧‧‧second chip
501‧‧‧鍵合導線 501‧‧‧bond wire
502‧‧‧第三封裝膠體 502‧‧‧The third encapsulant
60‧‧‧第一焊接材料 60‧‧‧First welding material
70‧‧‧第二焊接材料 70‧‧‧Second welding material
100、100a、100b、100c、200、200a、200b、200c、300、300a、400、400a、500‧‧‧連接基板 100, 100a, 100b, 100c, 200, 200a, 200b, 200c, 300, 300a, 400, 400a, 500‧‧‧ connection substrate
110、210、310、410、510‧‧‧絕緣基材 110, 210, 310, 410, 510‧‧ ‧ insulating substrate
111、211、311、511‧‧‧第一表面 111, 211, 311, 511‧‧‧ first surface
112、212、312‧‧‧第二表面 112, 212, 312‧‧‧ second surface
113、313‧‧‧通孔 113, 313‧‧‧through holes
114、314‧‧‧收容孔 114, 314‧‧‧ receiving holes
1142、3142‧‧‧側壁 1142, 3142‧‧‧ side wall
120、220、320、420、520‧‧‧導電柱 120, 220, 320, 420, 520‧‧‧ conductive columns
121、251、321‧‧‧第一端面 121, 251, 321‧‧‧ first end face
122、222、322‧‧‧第二端面 122, 222, 322‧‧‧ second end face
130、230、330、430、530‧‧‧導熱金屬框 130, 230, 330, 430, 530‧‧‧ thermally conductive metal frame
131、231、331、4310‧‧‧頂板 131, 231, 331, 4310‧‧‧ top board
1311、3311‧‧‧頂面 1331, 3311‧‧‧ top
233、433‧‧‧開孔 233, 433‧‧‧ openings
132、332‧‧‧側板 132, 332‧‧‧ side panels
1321、3321‧‧‧底面 1331, 3321‧‧‧ bottom
150、260、350、450‧‧‧第一電性接觸墊 150, 260, 350, 450‧‧‧ first electrical contact pads
160、270、‧‧‧第二電性接觸墊 160, 270, ‧ ‧ second electrical contact pads
140、540‧‧‧導熱連接體 140, 540‧‧‧ Thermal connection
圖1為本技術方案第一實施例提供的連接基板的剖面示意圖。 FIG. 1 is a schematic cross-sectional view of a connection substrate according to a first embodiment of the present technical solution.
圖2為圖1的俯視圖。 Figure 2 is a plan view of Figure 1.
圖3-5分別為本技術方案第一實施例提供的另外的連接基板的剖面示意圖。 3-5 are schematic cross-sectional views of additional connection substrates provided by the first embodiment of the present technical solution.
圖6-10分別為本技術方案第二實施例提供的連接基板的剖面示意圖。 6-10 are schematic cross-sectional views of a connection substrate provided by a second embodiment of the present technical solution.
圖11-12分別為本技術方案第三實施例提供的連接基板的剖面示意圖。 11-12 are schematic cross-sectional views of a connection substrate provided by a third embodiment of the present technical solution.
圖13-14為本技術方案第四實施例提供的連接基板的剖面示意圖。 13-14 are schematic cross-sectional views of a connection substrate according to a fourth embodiment of the present technology.
圖15為本技術方案第五實施例提供的連接基板的剖面示意圖。 FIG. 15 is a cross-sectional view of a connection substrate according to a fifth embodiment of the present technology.
圖16-20分別為本技術方案提供的層疊封裝結構的剖面示意圖。 16-20 are schematic cross-sectional views of a package package structure provided by the present technical solution, respectively.
下面將結合附圖及實施例,對本技術方案提供的連接基板及層疊封裝結構作進一步的詳細說明。 The connection substrate and the package structure provided by the present technical solution will be further described in detail below with reference to the accompanying drawings and embodiments.
請一併參閱圖1及圖2,本技術方案第一實施例提供一種連接基板100,連接基板100包括絕緣基材110、多個導電柱120及導熱金屬框130。 Referring to FIG. 1 and FIG. 2 , the first embodiment of the present invention provides a connection substrate 100 . The connection substrate 100 includes an insulating substrate 110 , a plurality of conductive pillars 120 , and a heat conductive metal frame 130 .
絕緣基材110具有相對的第一表面111和第二表面112。在絕緣基材110內形成有多個貫穿第一表面111和第二表面112的相互分離的多個通孔113。自第二表面112向第一表面111還形成有收容孔114。本實施例中,收容孔114形成的收容空間為長方體形,所述 收容孔114用於收容電子器件。收容孔114具有四個依次垂直連接的四個側壁1142。收容孔114的形狀可以根據其需要收容的電子器件的形狀進行設定。多個通孔113環繞所述收容孔114設置,且並不與收容孔114相互連通。 The insulating substrate 110 has opposing first and second surfaces 111, 112. A plurality of mutually separated through holes 113 penetrating the first surface 111 and the second surface 112 are formed in the insulating substrate 110. A receiving hole 114 is further formed from the second surface 112 toward the first surface 111. In this embodiment, the receiving space formed by the receiving hole 114 is a rectangular parallelepiped shape, and the The receiving hole 114 is for housing an electronic device. The receiving hole 114 has four side walls 1142 that are vertically connected in sequence. The shape of the receiving hole 114 can be set according to the shape of the electronic device that needs to be accommodated. A plurality of through holes 113 are disposed around the receiving holes 114 and do not communicate with the receiving holes 114.
多個導電柱120一一對應地形成於多個通孔113中。每個導電柱120具有相對的第一端面121和第二端面122。本實施例中,每個導電柱120的長度均與絕緣基材110的厚度相等。第一端面121與第一表面111平齊。第二端面122與第二表面112平齊。 A plurality of conductive pillars 120 are formed in the plurality of through holes 113 in a one-to-one correspondence. Each of the conductive pillars 120 has an opposite first end surface 121 and a second end surface 122. In this embodiment, each of the conductive pillars 120 has a length equal to the thickness of the insulating substrate 110. The first end surface 121 is flush with the first surface 111. The second end surface 122 is flush with the second surface 112.
導熱金屬框130收容於收容孔114內。導熱金屬框130的週邊形狀與收容孔114的形狀相對應。本實施例中,導熱金屬框130包括頂板131及與頂板131相互垂直連接的四個側板132。頂板131具有遠離四個側板132的頂面1311。頂面1311與第一表面111平齊。四個側板132一一對應地與收容孔114的四個側壁1142相接觸。本實施例中,每個側板132具有遠離頂板131的底面1321。底面1321與第二表面112平齊。導熱金屬框130採用導熱金屬,如銅、鋁及銀等製成。優選地,導熱金屬框130的材料與導電柱120的材料相同,均採用金屬銅製成。 The heat conductive metal frame 130 is received in the receiving hole 114. The shape of the periphery of the heat conductive metal frame 130 corresponds to the shape of the receiving hole 114. In this embodiment, the heat conductive metal frame 130 includes a top plate 131 and four side plates 132 perpendicularly connected to the top plate 131. The top plate 131 has a top surface 1311 that is remote from the four side panels 132. The top surface 1311 is flush with the first surface 111. The four side plates 132 are in contact with the four side walls 1142 of the receiving holes 114 in one-to-one correspondence. In this embodiment, each side plate 132 has a bottom surface 1321 away from the top plate 131. The bottom surface 1321 is flush with the second surface 112. The heat conductive metal frame 130 is made of a heat conductive metal such as copper, aluminum, and silver. Preferably, the material of the heat conductive metal frame 130 is the same as that of the conductive pillar 120, and is made of metal copper.
請一併參閱圖3至圖5,連接基板100還可以包括多個第一電性接觸墊150和/或多個第二電性接觸墊160。 Referring to FIG. 3 to FIG. 5 , the connection substrate 100 may further include a plurality of first electrical contact pads 150 and/or a plurality of second electrical contact pads 160 .
請參閱圖3,連接基板100a包括多個第一電性接觸墊150。每個第一電性接觸墊150均與一個導電柱120電連接。第一電性接觸墊150形成於第一表面111。優選地,每個第一電性接觸墊150與其相互電連接的導電柱120一體成形。 Referring to FIG. 3, the connection substrate 100a includes a plurality of first electrical contact pads 150. Each of the first electrical contact pads 150 is electrically connected to a conductive post 120. The first electrical contact pad 150 is formed on the first surface 111. Preferably, each of the first electrical contact pads 150 is integrally formed with the conductive pillars 120 electrically connected to each other.
請參閱圖4,連接基板100b包括多個第二電性接觸墊160。每個第二電性接觸墊160均與一個導電柱120電連接。第二電性接觸墊160形成於第二表面112。優選地,每個第二電性接觸墊160與其相互電連接的導電柱120一體成形。 Referring to FIG. 4, the connection substrate 100b includes a plurality of second electrical contact pads 160. Each of the second electrical contact pads 160 is electrically connected to a conductive post 120. A second electrical contact pad 160 is formed on the second surface 112. Preferably, each of the second electrical contact pads 160 is integrally formed with the conductive pillars 120 electrically connected to each other.
請參閱圖5,連接基板100c包括多個第一電性接觸墊150和多個第二電性接觸墊160。每個第一電性接觸墊150均與一個導電柱120電連接。第一電性接觸墊150形成於第一表面111。每個第二電性接觸墊160均與一個導電柱120電連接。第二電性接觸墊160形成於第二表面112。 Referring to FIG. 5 , the connection substrate 100 c includes a plurality of first electrical contact pads 150 and a plurality of second electrical contact pads 160 . Each of the first electrical contact pads 150 is electrically connected to a conductive post 120. The first electrical contact pad 150 is formed on the first surface 111. Each of the second electrical contact pads 160 is electrically connected to a conductive post 120. A second electrical contact pad 160 is formed on the second surface 112.
請參閱圖6及圖7,本技術方案第二實施例提供一種連接基板200,連接基板200的結構與第一實施例提供的連接基板100的結構相近。連接基板200包括絕緣基材210、多個導電柱220及導熱金屬框230。不同之處在於,導熱金屬框230的頂板231中開設有開孔233。開孔233開設的個數可以為一個,也可以為多個。本實施例中,開孔233的個數為兩個。開孔233可以用來向導熱金屬框230內注入封裝材料,也可以用於將導熱金屬框230內封裝的晶片與外界進行連接。 Referring to FIG. 6 and FIG. 7 , the second embodiment of the present invention provides a connection substrate 200 . The structure of the connection substrate 200 is similar to the structure of the connection substrate 100 provided by the first embodiment. The connection substrate 200 includes an insulating substrate 210, a plurality of conductive pillars 220, and a thermally conductive metal frame 230. The difference is that an opening 233 is defined in the top plate 231 of the heat conductive metal frame 230. The number of openings 233 may be one or more. In this embodiment, the number of the openings 233 is two. The opening 233 can be used to inject the encapsulating material into the hot metal frame 230, and can also be used to connect the wafer packaged in the thermally conductive metal frame 230 to the outside.
可以理解的是,本實施例中的連接基板200可以包括第一電性接觸墊和/或者第二電性接觸墊。具體地,如圖8所示的連接基板200a,其可以包括多個第一電性接觸墊260。每個第一電性接觸墊260均與一個導電柱220電連接。第一電性接觸墊260形成於第一表面211。請參閱圖9,連接基板200b包括多個第二電性接觸墊270。每個第二電性接觸墊270均與一個導電柱220電連接。第二電性接觸墊270形成於第二表面212。請參閱圖10,連接基板200c 包括多個第一電性接觸墊260和第二電性接觸墊270。其中,第一電性接觸墊260形成於第一表面211,第二電性接觸墊270形成於第二表面212。每個導電柱220的一端連接有一個第一電性接觸墊260,另一端連接有第二電性接觸墊270。 It can be understood that the connection substrate 200 in this embodiment may include a first electrical contact pad and/or a second electrical contact pad. Specifically, the connection substrate 200a shown in FIG. 8 may include a plurality of first electrical contact pads 260. Each of the first electrical contact pads 260 is electrically connected to a conductive post 220. The first electrical contact pad 260 is formed on the first surface 211. Referring to FIG. 9, the connection substrate 200b includes a plurality of second electrical contact pads 270. Each of the second electrical contact pads 270 is electrically connected to a conductive post 220. A second electrical contact pad 270 is formed on the second surface 212. Please refer to FIG. 10, the connection substrate 200c A plurality of first electrical contact pads 260 and second electrical contact pads 270 are included. The first electrical contact pad 260 is formed on the first surface 211 , and the second electrical contact pad 270 is formed on the second surface 212 . One conductive contact pad 260 is connected to one end of each of the conductive posts 220, and the second electrical contact pad 270 is connected to the other end.
請參閱圖11,本技術方案第三實施例提供一種連接基板300,連接基板300的結構與第一實施例提供的連接基板100的結構相近,連接基板300包括絕緣基材310、多個導電柱320及導熱金屬框330。 Referring to FIG. 11 , a third embodiment of the present invention provides a connection substrate 300. The structure of the connection substrate 300 is similar to that of the connection substrate 100 provided by the first embodiment. The connection substrate 300 includes an insulating substrate 310 and a plurality of conductive pillars. 320 and a thermally conductive metal frame 330.
絕緣基材310具有相對的第一表面311和第二表面312。在絕緣基材310內形成有多個貫穿第一表面311和第二表面312的相互分離的多個通孔313。自第二表面312向第一表面311還形成有收容孔314。所述收容孔314用於收容電子器件。收容孔314具有四個依次垂直連接的四個側壁3142。四個側壁3142連接於第一表面311與第二表面312之間。收容孔314的形狀可以根據其需要收容的電子器件的形狀進行設定。多個通孔313環繞所述收容孔314設置,且並不與收容孔314相互連通。 The insulating substrate 310 has opposing first and second surfaces 311, 312. A plurality of mutually separated through holes 313 penetrating the first surface 311 and the second surface 312 are formed in the insulating substrate 310. A receiving hole 314 is further formed from the second surface 312 toward the first surface 311. The receiving hole 314 is for receiving an electronic device. The receiving hole 314 has four side walls 3142 which are vertically connected in sequence. Four side walls 3142 are connected between the first surface 311 and the second surface 312. The shape of the receiving hole 314 can be set according to the shape of the electronic device that needs to be accommodated. A plurality of through holes 313 are disposed around the receiving holes 314 and do not communicate with the receiving holes 314.
多個導電柱320一一對應地形成於多個通孔313中。每個導電柱320具有相對的第一端面321和第二端面322。本實施例中,每個導電柱320的長度均大於絕緣基材110的厚度。第一端面321與第一表面311平齊。第二端面322突出於第二表面312。 A plurality of conductive pillars 320 are formed in the plurality of through holes 313 in a one-to-one correspondence. Each of the conductive pillars 320 has an opposite first end surface 321 and a second end surface 322. In this embodiment, the length of each of the conductive pillars 320 is greater than the thickness of the insulating substrate 110. The first end surface 321 is flush with the first surface 311. The second end surface 322 protrudes from the second surface 312.
導熱金屬框330收容於收容孔314內。導熱金屬框330的週邊形狀與收容孔314的形狀相對應。本實施例中,導熱金屬框330包括頂板331及與頂板331相互垂直連接的四個側板332。頂板331具有遠離四個側板332的頂面3311,頂面3311與第一表面311平齊。四個 側板332一一對應地與收容孔314的四個側壁3142相接觸。本實施例中,每個側板332具有遠離頂板331的底面3321。底面3321也突出於第二表面312。導熱金屬框330採用導熱金屬,如銅、鋁及銀等製成。優選地,導熱金屬框330的材料與導電柱320的材料相同,均採用金屬銅製成。 The heat conductive metal frame 330 is received in the receiving hole 314. The shape of the periphery of the heat conductive metal frame 330 corresponds to the shape of the receiving hole 314. In this embodiment, the heat conductive metal frame 330 includes a top plate 331 and four side plates 332 perpendicularly connected to the top plate 331. The top plate 331 has a top surface 3311 away from the four side plates 332, and the top surface 3311 is flush with the first surface 311. Four The side plates 332 are in contact with the four side walls 3142 of the receiving holes 314 in a one-to-one correspondence. In this embodiment, each side plate 332 has a bottom surface 3321 away from the top plate 331. The bottom surface 3321 also protrudes from the second surface 312. The heat conductive metal frame 330 is made of a heat conductive metal such as copper, aluminum, and silver. Preferably, the material of the thermally conductive metal frame 330 is the same as that of the conductive post 320, and is made of metallic copper.
請參閱圖12,本實施例的連接基板300a導電柱320的第一端面321可以形成第一電性接觸墊350。 Referring to FIG. 12 , the first end surface 321 of the conductive pillar 320 of the connection substrate 300 a of the present embodiment may form a first electrical contact pad 350 .
請參閱圖13,本技術方案第四實施例提供的連接基板400,所述連接基板400的結構與本技術方案第三實施例提供的連接基板300的結構相近,連接基板400包括絕緣基材410、多個導電柱420及導熱金屬框430。不同之處在於,導熱金屬框430的頂板4310中形成有開孔433。 Referring to FIG. 13 , a connection substrate 400 is provided in a fourth embodiment of the present invention. The structure of the connection substrate 400 is similar to the structure of the connection substrate 300 provided by the third embodiment of the present technical solution. The connection substrate 400 includes an insulating substrate 410 . a plurality of conductive pillars 420 and a heat conductive metal frame 430. The difference is that an opening 433 is formed in the top plate 4310 of the thermally conductive metal frame 430.
可以理解的是,第四實施例提供的連接基板400也可以包括有第一電性接觸墊。如圖14所示,連接基板400a中,每個導電柱420的一端形成有第一電性接觸墊450,第一電性接觸墊450形成於第一表面411。 It can be understood that the connection substrate 400 provided by the fourth embodiment may also include a first electrical contact pad. As shown in FIG. 14 , in the connection substrate 400 a , one end of each of the conductive pillars 420 is formed with a first electrical contact pad 450 , and the first electrical contact pad 450 is formed on the first surface 411 .
請參閱圖15,本技術方案第五實施例提供一種連接基板500,所述連接基板500的結構與本技術方案第一實施例提供的連接基板100的結構相近,連接基板500也包括絕緣基材510、多個導電柱520及導熱金屬框530。不同之處在於,連接基板500還包括有導熱連接體540。所述導熱連接體540連接於導熱金屬框530與至少一根導電柱520之間。本實施例中,導熱連接體540形成於第一表面511一側。 Referring to FIG. 15 , a fifth embodiment of the present invention provides a connection substrate 500 . The structure of the connection substrate 500 is similar to that of the connection substrate 100 provided by the first embodiment of the present technical solution. The connection substrate 500 also includes an insulating substrate. 510. A plurality of conductive pillars 520 and a heat conductive metal frame 530. The difference is that the connection substrate 500 further includes a thermally conductive connecting body 540. The thermally conductive connector 540 is coupled between the thermally conductive metal frame 530 and the at least one conductive post 520. In this embodiment, the thermally conductive connecting body 540 is formed on one side of the first surface 511.
可以理解的是,本技術方案提供的第一至第五實施例中的連接基板中均可以形成導熱連接體,以將導熱金屬框與導電柱相互連接。 It can be understood that the thermal conductive connecting body can be formed in the connecting substrate in the first to fifth embodiments provided by the technical solution to interconnect the thermally conductive metal frame and the conductive pillar.
可以理解的是,本技術方案第一實施例至第五實施例提供的連接基板的兩側均可以包括防焊層,所述防焊層形成於絕緣基材的表面,所述防焊層內形成有多個開口,使得第一電性接觸墊、第二電性接觸墊或者導電柱的一端從對應的開口露出。 It can be understood that both sides of the connection substrate provided by the first embodiment to the fifth embodiment of the present technical solution may include a solder resist layer formed on the surface of the insulating substrate, and the solder resist layer A plurality of openings are formed such that one end of the first electrical contact pad, the second electrical contact pad or the conductive post is exposed from the corresponding opening.
請參閱圖16,本技術方案第六實施例提供一種層疊封裝結構10,其包括第一封裝基板20、封裝於第一封裝基板20的第一晶片30、第二封裝基板40、封裝於第二封裝基板40的第二晶片50、第一焊接材料60、第二焊接材料70及本技術方案第一實施例至第六實施例提供的任意一個連接基板。本實施例中,以本技術方案第一實施例提供的如圖5所示的連接基板100c為例來進行說明。 Referring to FIG. 16 , a sixth embodiment of the present invention provides a package structure 10 including a first package substrate 20 , a first wafer 30 packaged on the first package substrate 20 , a second package substrate 40 , and a second package . The second wafer 50 of the package substrate 40, the first solder material 60, the second solder material 70, and any one of the connection substrates provided by the first to sixth embodiments of the present technical solutions. In this embodiment, the connection substrate 100c shown in FIG. 5 according to the first embodiment of the present technical solution is taken as an example for description.
第一封裝基板20包括第一基底層21、分別設置於該第一基底層21相對的兩個表面的第一導電線路圖形22和第二導電線路圖形23、以及分別形成於該第一導電線路圖形22和第二導電線路圖形23上的第一防焊層24和第二防焊層25及多個錫球26。 The first package substrate 20 includes a first base layer 21, first conductive trace patterns 22 and second conductive trace patterns 23 respectively disposed on opposite surfaces of the first base layer 21, and respectively formed on the first conductive traces The first solder resist layer 24 and the second solder resist layer 25 and the plurality of solder balls 26 on the pattern 22 and the second conductive line pattern 23.
該第一基底層21為多層基板,包括交替排列的多個層樹脂層與多個層導電線路圖形(圖未示)。該第一基底層21包括相對的第三表面2110及第四表面2120,該第一導電線路圖形22設置於該第一基底層21的第三表面2110上,該第二導電線路圖形23設置於該第一基底層21的第四表面2120上。該第一基底層21的多個層導電線路圖形之間及該第一基底層21的多個層導電線路圖形與該第一導電線路圖形22和第二導電線路圖形23分別通過導電孔(圖未示) 電連接。 The first substrate layer 21 is a multi-layer substrate comprising a plurality of layer resin layers and a plurality of layer conductive line patterns (not shown) alternately arranged. The first substrate layer 21 includes an opposite third surface 2110 and a fourth surface 2120. The first conductive trace pattern 22 is disposed on the third surface 2110 of the first substrate layer 21, and the second conductive trace pattern 23 is disposed on The fourth surface 2120 of the first substrate layer 21 is on the surface. The plurality of layer conductive line patterns of the first base layer 21 and the plurality of layer conductive line patterns of the first base layer 21 and the first conductive line pattern 22 and the second conductive line pattern 23 respectively pass through the conductive holes (Fig. Not shown) Electrical connection.
該第一防焊層24覆蓋部分該第一導電線路圖形22及從該第一導電線路圖形22露出的第三表面2110,使部分該第一導電線路圖形22從該第一防焊層24露出,構成多個第三電性接觸墊2210及多個第四電性接觸墊2220。該第三電性接觸墊2210呈陣列式排布,該多個第四電性接觸墊2220圍繞該多個第三電性接觸墊2210設置,該多個第四電性接觸墊2220設置於該多個第三電性接觸墊2210的四周。 The first solder resist layer 24 covers a portion of the first conductive trace pattern 22 and the third surface 2110 exposed from the first conductive trace pattern 22 to expose a portion of the first conductive trace pattern 22 from the first solder resist layer 24. A plurality of third electrical contact pads 2210 and a plurality of fourth electrical contact pads 2220 are formed. The third electrical contact pads 2210 are arranged in an array, the plurality of fourth electrical contact pads 2220 are disposed around the plurality of third electrical contact pads 2210, and the plurality of fourth electrical contact pads 2220 are disposed on the A plurality of third electrical contact pads 2210 are circumferentially.
該第二防焊層25覆蓋部分該第二導電線路圖形23及從該第二導電線路圖形23露出的第四表面2120,使部分該第二導電線路圖形23從該第二防焊層25露出,構成多個第五電性接觸墊2310,該第五電性接觸墊2310呈陣列式排布。該多個第三電性接觸墊2210和多個第四電性接觸墊2220通過第一導電線路圖形22、第二導電線路圖形23的導電線路及第一基底層21內的導電線路圖形及導電孔與該多個第五電性接觸墊2310電連接。 The second solder resist layer 25 covers a portion of the second conductive trace pattern 23 and the fourth surface 2120 exposed from the second conductive trace pattern 23, so that a portion of the second conductive trace pattern 23 is exposed from the second solder resist layer 25. A plurality of fifth electrical contact pads 2310 are formed, and the fifth electrical contact pads 2310 are arranged in an array. The plurality of third electrical contact pads 2210 and the plurality of fourth electrical contact pads 2220 pass through the first conductive line pattern 22, the conductive lines of the second conductive line pattern 23, and the conductive line patterns and conductive lines in the first base layer 21. The holes are electrically connected to the plurality of fifth electrical contact pads 2310.
多個錫球26一一對應地形成於多個第五電性接觸墊2310上。 A plurality of solder balls 26 are formed one by one on the plurality of fifth electrical contact pads 2310.
第一晶片30封裝於第一封裝基板20的第一防焊層24的一側。本實施例中,第一晶片30通過第一封裝膠體32黏結於第一封裝基板20的第一防焊層24表面。所述第一封裝膠體32採用高散熱黏著材料製成,其可以為導熱膠。所述第一晶片30通過覆晶封裝技術構裝於所述第一封裝基板20上。第一晶片30具有多個與第三電性接觸墊2210一一對應的多個電連接墊(圖未示),第三電性接觸墊2210與對應的電連接墊之間通過導電盲孔31相互電連接。可以理解的是,所述導電盲孔31可以為錫球或者銅膏,也可以為金屬導 電柱與錫球相互結合,或者銅膏與銅導電盲孔相互結合。 The first wafer 30 is encapsulated on one side of the first solder resist layer 24 of the first package substrate 20. In this embodiment, the first wafer 30 is bonded to the surface of the first solder resist layer 24 of the first package substrate 20 through the first encapsulant 32. The first encapsulant 32 is made of a high heat dissipation adhesive material, which may be a thermal adhesive. The first wafer 30 is mounted on the first package substrate 20 by a flip chip packaging technology. The first wafer 30 has a plurality of electrical connection pads (not shown) corresponding to the third electrical contact pads 2210. The third electrical contact pads 2210 and the corresponding electrical connection pads pass through the conductive blind holes 31. Electrically connected to each other. It can be understood that the conductive blind hole 31 can be a solder ball or a copper paste, or can be a metal guide. The electric column and the solder ball are combined with each other, or the copper paste and the copper conductive blind hole are combined with each other.
本實施例中,連接基板100c的兩側分別形成有第五防焊層101和第六防焊層102。多個第一電性接觸墊150從第五防焊層101的開口露出,多個第二電性接觸墊160從第六防焊層102的開口露出。連接基板100c的第二電性接觸墊160與第一封裝基板20的第四電性接觸墊2220一一對應。相互對應的一個第二電性接觸墊160與一個第四電性接觸墊2220通過第一焊接材料60相互電連接。第一晶片30收容於所述導熱金屬框130內。為了提高熱地傳導效率,在導熱金屬框130與第一晶片30之間,還形成有第二封裝膠片33。所述第二封裝膠片33也採用高散熱黏著材料製成,其可以為導熱膠。 In this embodiment, the fifth solder resist layer 101 and the sixth solder resist layer 102 are respectively formed on both sides of the connection substrate 100c. The plurality of first electrical contact pads 150 are exposed from the openings of the fifth solder mask layer 101, and the plurality of second electrical contact pads 160 are exposed from the openings of the sixth solder mask layer 102. The second electrical contact pads 160 of the connection substrate 100c are in one-to-one correspondence with the fourth electrical contact pads 2220 of the first package substrate 20. A second electrical contact pad 160 and a fourth electrical contact pad 2220 corresponding to each other are electrically connected to each other by the first solder material 60. The first wafer 30 is housed in the thermally conductive metal frame 130. In order to improve the thermal conduction efficiency, a second package film 33 is further formed between the thermally conductive metal frame 130 and the first wafer 30. The second package film 33 is also made of a high heat dissipation adhesive material, which may be a thermal conductive adhesive.
第二封裝基板40形成於連接基板100遠離第一封裝基板20的一側。第二封裝基板40包括包括第二基底層42、分別設置於該第二基底層42相對的兩個表面的第三導電線路圖形43和第四導電線路圖形44、以及分別形成於該第三導電線路圖形43和第四導電線路圖形44上的第三防焊層45和第四防焊層46。 The second package substrate 40 is formed on a side of the connection substrate 100 away from the first package substrate 20 . The second package substrate 40 includes a third conductive layer pattern 43 and a fourth conductive line pattern 44 respectively disposed on two opposite surfaces of the second substrate layer 42 and respectively formed on the third conductive layer The third solder resist layer 45 and the fourth solder resist layer 46 on the line pattern 43 and the fourth conductive line pattern 44.
該第二基底層42括相對的第五表面421及第六表面422,該第三導電線路圖形43設置於該第二基底層42的第五表面421上,該第四導電線路圖形44設置於該第二基底層42的第六表面422上。該第三導電線路圖形43與該第四導電線路圖形44通過多個導電孔47電導通。 The second substrate layer 42 includes an opposite fifth surface 421 and a sixth surface 422. The third conductive trace pattern 43 is disposed on the fifth surface 421 of the second substrate layer 42. The fourth conductive trace pattern 44 is disposed on the second conductive trace pattern 43. The sixth surface 422 of the second substrate layer 42 is on. The third conductive line pattern 43 and the fourth conductive line pattern 44 are electrically conducted through the plurality of conductive holes 47.
該第三防焊層45覆蓋部分該第三導電線路圖形43及從該第三導電線路圖形43露出的第五表面421,使部分該第三導電線路圖形43從該第三防焊層45露出,構成多個第六電性接觸墊431。該第三 防焊層45的表面具有晶片固定區用於使晶片固定於其上。該多個第六電性接觸墊431圍繞該晶片固定區設置。 The third solder resist layer 45 covers a portion of the third conductive trace pattern 43 and the fifth surface 421 exposed from the third conductive trace pattern 43 to expose a portion of the third conductive trace pattern 43 from the third solder resist layer 45. A plurality of sixth electrical contact pads 431 are formed. The third The surface of the solder resist layer 45 has a wafer holding area for fixing the wafer thereon. The plurality of sixth electrical contact pads 431 are disposed around the wafer holding area.
該第四防焊層46覆蓋部分該第四導電線路圖形44及從該第四導電線路圖形44露出的第二基底層42的第六表面422,使部分該第四導電線路圖形44從該第四防焊層46露出,構成多個第七電性接觸墊441,該多個第七電性接觸墊441與該多個第一電性接觸墊150一一對應。該多個第六電性接觸墊431通過第三導電線路圖形43和第四導電線路圖形44的導電線路及導電孔47與該多個第七電性接觸墊441電導通。第七電性接觸墊441與多個第一電性接觸墊150一一對應,每個第一電性接觸墊150與其對應的第七電性接觸墊441通過第二焊接材料70相互電連接。 The fourth solder resist layer 46 covers a portion of the fourth conductive trace pattern 44 and the sixth surface 422 of the second base layer 42 exposed from the fourth conductive trace pattern 44, such that the portion of the fourth conductive trace pattern 44 is from the first The four solder resist layers 46 are exposed to form a plurality of seventh electrical contact pads 441 , and the plurality of seventh electrical contact pads 441 are in one-to-one correspondence with the plurality of first electrical contact pads 150 . The plurality of sixth electrical contact pads 431 are electrically connected to the plurality of seventh electrical contact pads 441 through the conductive lines of the third conductive trace pattern 43 and the fourth conductive trace pattern 44 and the conductive vias 47. The seventh electrical contact pad 441 is in one-to-one correspondence with the plurality of first electrical contact pads 150 , and each of the first electrical contact pads 150 and the corresponding seventh electrical contact pads 441 are electrically connected to each other through the second solder material 70 .
該第三導電線路圖形43和第四導電線路圖形44可以採用選擇性蝕刻銅層的方法製成。本實施例中,該第二封裝基板40為雙面線路板,當然,該第二封裝基板40也可以為導電線路圖形多於兩層的多層板,即第二基底層42可以為多層基板,包括交替排列的多層樹脂層與多層導電線路圖形。 The third conductive line pattern 43 and the fourth conductive line pattern 44 may be formed by selectively etching a copper layer. In this embodiment, the second package substrate 40 is a double-sided circuit board. Of course, the second package substrate 40 may also be a multi-layer board having more than two layers of conductive line patterns, that is, the second base layer 42 may be a multi-layer substrate. The multilayer resin layer and the multilayer conductive wiring pattern are alternately arranged.
第二晶片50封裝於第二封裝基板40的第三防焊層45的表面。本實施例中,該第二晶片50為導線鍵合(wire bonding,WB)晶片,並將第二晶片50與第六電性接觸墊431電性連接。具體的,第二晶片50具有多個鍵合接點以及自多個鍵合接點延伸的多個條鍵合導線501,鍵合導線501與第六電性接觸墊431一一對應。多個條鍵合導線501的一端電性連接該第二晶片50,另一端分別電性連接該多個第六電性接觸墊431,從而使第二晶片50與第三導電線路圖形43電連接。 The second wafer 50 is encapsulated on the surface of the third solder resist layer 45 of the second package substrate 40. In this embodiment, the second wafer 50 is a wire bonding (WB) wafer, and the second wafer 50 is electrically connected to the sixth electrical contact pad 431. Specifically, the second wafer 50 has a plurality of bonding contacts and a plurality of strip bonding wires 501 extending from the plurality of bonding contacts, and the bonding wires 501 are in one-to-one correspondence with the sixth electrical contact pads 431. One end of the plurality of strip bonding wires 501 is electrically connected to the second wafer 50, and the other end is electrically connected to the plurality of sixth electrical contact pads 431, respectively, so that the second wafer 50 is electrically connected to the third conductive line pattern 43. .
優選的,該第二晶片50通過一黏膠層固定於該第三防焊層45表面的晶片固定區,該鍵合導線501可通過焊接的方式連接於第六電性接觸墊431。該鍵合導線501的材料一般為金。本實施例中,採用第三封裝膠體502將鍵合導線501、第二晶片50及第二封裝基板40外露的第三防焊層45和第六電性接觸墊431表面進行包覆封裝。該鍵合導線501、第二晶片50均完全包覆於該第三封裝膠體502內。本實施例中,該第三封裝膠體502為黑膠,當然,該第三封裝膠體502也可以其他封裝膠體材料,並不以本實施例為限。 Preferably, the second wafer 50 is fixed to the wafer fixing area on the surface of the third solder resist layer 45 by an adhesive layer, and the bonding wire 501 can be connected to the sixth electrical contact pad 431 by soldering. The material of the bonding wire 501 is generally gold. In this embodiment, the surface of the third solder resist 45 and the sixth electrical contact pad 431 exposed by the bonding wires 501, the second wafer 50 and the second package substrate 40 are encapsulated by the third encapsulant 502. The bonding wires 501 and the second wafer 50 are completely covered in the third encapsulant 502. In this embodiment, the third encapsulant 502 is a black plastic. Of course, the third encapsulant 502 can also be a other encapsulating colloidal material, which is not limited to the embodiment.
可以理解的是,當連接基板100c及第二封裝基板40的橫截面積小於第一封裝基板20的橫截面積時,可以在連接基板100c及第二封裝基板40的側面也形成第三封裝膠體502,從而將連接基板100c及第二封裝基板40也被第三封裝膠體502包覆。 It can be understood that when the cross-sectional area of the connection substrate 100c and the second package substrate 40 is smaller than the cross-sectional area of the first package substrate 20, the third package colloid may also be formed on the sides of the connection substrate 100c and the second package substrate 40. 502, the connection substrate 100c and the second package substrate 40 are also covered by the third encapsulant 502.
本技術方案提供的層疊封裝結構10,由於第一晶片30收容於連接基板100c的導熱金屬框130內,第一晶片30在工作過程中產生的熱量可以快速的傳遞至導熱金屬框130,並傳送至連接基板100c的絕緣基材110,使得熱量快速擴散出層疊封裝結構10,從而可以提高第一晶片30產生的熱量的傳導速率。 In the laminated package structure 10 provided by the present technical solution, since the first wafer 30 is received in the heat conductive metal frame 130 of the connection substrate 100c, the heat generated by the first wafer 30 during the operation can be quickly transferred to the heat conductive metal frame 130 and transmitted. The insulating substrate 110 to the connection substrate 100c allows heat to be quickly diffused out of the package structure 10, so that the conduction rate of heat generated by the first wafer 30 can be increased.
可以理解的是,如圖17所示,本技術方案提供的層疊封裝結構也可以採用本技術方案第二實施例提供的連接基板,即在進行封裝時,第二封裝膠體33可以通過開孔133注入至導熱金屬框130內。 It can be understood that, as shown in FIG. 17 , the connection package provided by the present technical solution can also adopt the connection substrate provided by the second embodiment of the present technical solution, that is, when the package is performed, the second encapsulation 33 can pass through the opening 133 . Injection into the thermally conductive metal frame 130.
請參閱圖18,本技術方案提供的層疊封裝結構也可以採用本技術方案第三實施例提供的連接基板,即導電柱120及導熱金屬框130突出於第二表面1112。第一焊接材料60連接於與導電柱120突出於第二表面1112的部分與第四電性接觸墊2220相互電連接。 Referring to FIG. 18 , the laminated package structure provided by the present technical solution may also adopt the connection substrate provided by the third embodiment of the present technical solution, that is, the conductive pillar 120 and the heat conductive metal frame 130 protrude from the second surface 1112 . The first solder material 60 is electrically connected to a portion of the conductive pillar 120 protruding from the second surface 1112 and the fourth electrical contact pad 2220.
請參閱圖19,本技術方案提供的層疊封裝結構也可以採用本技術方案第四實施例提供的連接基板,即導電柱120及導熱金屬框130突出於第二表面1112。第一焊接材料60連接於與導電柱120突出於第二表面1112的部分與第四電性接觸墊2220相互電連接,並且第二封裝膠體33可以通過開孔133注入至導熱金屬框130內。 Referring to FIG. 19 , the laminated package structure provided by the present technical solution may also adopt the connection substrate provided by the fourth embodiment of the present technical solution, that is, the conductive pillar 120 and the heat conductive metal frame 130 protrude from the second surface 1112 . The first solder material 60 is electrically connected to the portion of the conductive pillar 120 protruding from the second surface 1112 and the fourth electrical contact pad 2220 , and the second encapsulant 33 can be injected into the thermally conductive metal frame 130 through the opening 133 .
請參閱圖20,本技術方案提供的層疊封裝結構也可以採用本技術方案第五實施例提供的連接基板,導熱金屬框130與部分導電柱120之間形成導熱連接體140,從而使得第一晶片30產生的熱量可以通過導熱金屬框130傳遞至導電柱120,並傳導致第一封裝基板20及第二封裝基板40,進一步提高第一晶片30產生的熱量的傳導速率。 Referring to FIG. 20, the laminated package structure provided by the present technical solution may also adopt the connection substrate provided by the fifth embodiment of the present technical solution. The thermal conductive metal frame 130 and the partial conductive pillars 120 form a heat conductive connection body 140, thereby making the first wafer. The generated heat may be transferred to the conductive pillars 120 through the thermally conductive metal frame 130 and transmitted to the first package substrate 20 and the second package substrate 40 to further increase the conduction rate of heat generated by the first wafer 30.
本技術方案提供的連接基板,其內部形成有導熱金屬框,以用於收容晶片並將晶片產生的熱量快速傳導。本技術方案提供的層疊封裝機構,由於第一晶片收容於連接基板的導熱金屬框中,從而第一晶片產生的熱量能夠快速地從第一晶片傳導出來,使得第一晶片在使用過程中不會溫度過高,提高第一晶片的使用壽命。 The connection substrate provided by the technical solution has a heat conductive metal frame formed therein for accommodating the wafer and rapidly transferring heat generated by the wafer. According to the technical solution of the present invention, since the first wafer is housed in the heat conductive metal frame of the connection substrate, heat generated by the first wafer can be quickly conducted from the first wafer, so that the first wafer does not be used during use. The temperature is too high to increase the life of the first wafer.
惟,以上所述者僅為本發明之較佳實施方式,自不能以此限制本案之申請專利範圍。舉凡熟悉本案技藝之人士援依本發明之精神所作之等效修飾或變化,皆應涵蓋於以下申請專利範圍內。 However, the above description is only a preferred embodiment of the present invention, and it is not possible to limit the scope of the patent application of the present invention. Equivalent modifications or variations made by persons skilled in the art in light of the spirit of the invention are intended to be included within the scope of the following claims.
100‧‧‧連接基板 100‧‧‧Connecting substrate
110‧‧‧絕緣基材 110‧‧‧Insulating substrate
111‧‧‧第一表面 111‧‧‧ first surface
112‧‧‧第二表面 112‧‧‧ second surface
113‧‧‧通孔 113‧‧‧through hole
114‧‧‧收容孔 114‧‧‧ receiving holes
1142‧‧‧側壁 1142‧‧‧ side wall
120‧‧‧導電柱 120‧‧‧conductive column
130‧‧‧導熱金屬框 130‧‧‧thermal metal frame
131‧‧‧頂板 131‧‧‧ top board
1311‧‧‧頂面 1311‧‧‧ top surface
132‧‧‧側板 132‧‧‧ side panels
1321‧‧‧底面 1321‧‧‧ bottom
Claims (13)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210396939.5A CN103779289A (en) | 2012-10-18 | 2012-10-18 | Connection substrate and package-on-package structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201417650A TW201417650A (en) | 2014-05-01 |
| TWI455664B true TWI455664B (en) | 2014-10-01 |
Family
ID=50571391
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW101140433A TWI455664B (en) | 2012-10-18 | 2012-10-31 | Connecting substrate and laminated package structure |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN103779289A (en) |
| TW (1) | TWI455664B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI599285B (en) * | 2016-07-01 | 2017-09-11 | 先豐通訊股份有限公司 | Circuit board structure with chip embedded therein and power module |
| CN118019216A (en) * | 2022-11-10 | 2024-05-10 | 华为技术有限公司 | Circuit board, electronic device and method for preparing circuit board |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI294673B (en) * | 2003-04-30 | 2008-03-11 | Siliconware Precision Industries Co Ltd | Semiconductor package with heatsink |
| TWM426990U (en) * | 2011-11-17 | 2012-04-11 | Boardtek Electronics Corp | Heat dissipation apparatus for circuit board |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20010056372A (en) * | 1999-12-15 | 2001-07-04 | 박종섭 | Stackable semiconductor package |
| KR100817075B1 (en) * | 2006-11-09 | 2008-03-26 | 삼성전자주식회사 | Multistack Package and Manufacturing Method Thereof |
| KR100840788B1 (en) * | 2006-12-05 | 2008-06-23 | 삼성전자주식회사 | Chip Lamination Package and Manufacturing Method Thereof |
-
2012
- 2012-10-18 CN CN201210396939.5A patent/CN103779289A/en active Pending
- 2012-10-31 TW TW101140433A patent/TWI455664B/en active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI294673B (en) * | 2003-04-30 | 2008-03-11 | Siliconware Precision Industries Co Ltd | Semiconductor package with heatsink |
| TWM426990U (en) * | 2011-11-17 | 2012-04-11 | Boardtek Electronics Corp | Heat dissipation apparatus for circuit board |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103779289A (en) | 2014-05-07 |
| TW201417650A (en) | 2014-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI531283B (en) | Connecting substrate and laminated package structure | |
| US12009343B1 (en) | Stackable package and method | |
| KR101681028B1 (en) | Semiconductor package and method of manufacturing the same | |
| TWI489564B (en) | Cascading package structure and manufacturing method thereof | |
| US8916958B2 (en) | Semiconductor package with multiple chips and substrate in metal cap | |
| US20140251658A1 (en) | Thermally enhanced wiring board with built-in heat sink and build-up circuitry | |
| TWI495078B (en) | Connecting substrate and laminated package structure | |
| KR20110085481A (en) | Laminated Semiconductor Packages | |
| TW201543971A (en) | A three-dimensional package structure and the method to fabricate thereof | |
| KR100698526B1 (en) | A wiring board having a heat dissipation layer and a semiconductor package using the same | |
| KR20140057979A (en) | Semiconductor package and method of manufacturing the semiconductor package | |
| KR20140057982A (en) | Semiconductor package and method of manufacturing the semiconductor package | |
| TW201546986A (en) | Flip chip, face up type and face down type center bonded memory wire bonding assembly | |
| CN101661929B (en) | Chip package structure and stacked chip package structure | |
| CN103779290B (en) | Connect substrate and package-on-package structure | |
| TW201410089A (en) | Cascading package structure and manufacturing method thereof | |
| TWI455664B (en) | Connecting substrate and laminated package structure | |
| CN101192544B (en) | Stack structure of semiconductor element embedded in bearing plate and manufacturing method thereof | |
| KR101548801B1 (en) | Electric component module and manufacturing method threrof | |
| CN102915984A (en) | Semiconductor package structure and manufacturing method thereof | |
| CN204303804U (en) | Detachably, assemblnig overlapping structure for semiconductor encapsulation body | |
| TWI423405B (en) | Package structure with carrier | |
| KR101027984B1 (en) | Board Board Assembly with Heat Sink | |
| CN112466760B (en) | Semiconductor device with decoupling structure and manufacturing method thereof | |
| KR20120031817A (en) | Circuit board having semiconductor chip and stacked semiconductor package having thereof |