[go: up one dir, main page]

TWI328951B - A digital communications transmitter,a digital communications receiver,and a computer readable medium - Google Patents

A digital communications transmitter,a digital communications receiver,and a computer readable medium Download PDF

Info

Publication number
TWI328951B
TWI328951B TW096107911A TW96107911A TWI328951B TW I328951 B TWI328951 B TW I328951B TW 096107911 A TW096107911 A TW 096107911A TW 96107911 A TW96107911 A TW 96107911A TW I328951 B TWI328951 B TW I328951B
Authority
TW
Taiwan
Prior art keywords
ldpc
mod
code
bits
efficiency
Prior art date
Application number
TW096107911A
Other languages
English (en)
Other versions
TW200816728A (en
Inventor
Juntan Zhang
Zhiyong Wu
Peng Gao
Fengwen Sun
Original Assignee
Availink Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Availink Inc filed Critical Availink Inc
Publication of TW200816728A publication Critical patent/TW200816728A/zh
Application granted granted Critical
Publication of TWI328951B publication Critical patent/TWI328951B/zh

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2757Interleaver with an interleaving rule not provided for in the subgroups H03M13/2703 - H03M13/2753
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
    • H03M13/356Unequal error protection [UEP]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/183Multiresolution systems
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/186Phase-modulated carrier systems, i.e. using phase-shift keying in which the information is carried by both the individual signal points and the subset to which the individual signal points belong, e.g. coset coding or related schemes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/20Modulator circuits; Transmitter circuits
    • H04L27/2032Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner
    • H04L27/2053Modulator circuits; Transmitter circuits for discrete phase modulation, e.g. in which the phase of the carrier is modulated in a nominally instantaneous manner using more than one carrier, e.g. carriers with different phases

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Error Detection And Correction (AREA)

Description

1328951 九、發明說明: 【發明所屬之技術領域】 本發明涉及在32APSK調變系統中交錯低密度奇偶校驗 (LDPC)編碼的位元。具體地說,通過基於不同的位元度(bit degrees) 分配確定調變符碼的位元,能夠有效地在所使用的LDPC碼提供 的差錯性能和差錯平底(error floor)之間找到需要的取捨 (tradeoffs) 〇 【先前技術】
在 Yan Li 和 William Ryan 所著,發表於 IEEE Communications Letters,ν〇1· 9,no.卜 January 2005 的 “Bit-Reliability Mapping in LDPC-Codes Modulation systems,’,( LDPC 碼調變系統中的位元 可靠性映射)中,作者研究了採用8PSK的LDPC編碼的調變系 統的性能。利用建議的位元可靠性映射策略,實現了超過非交錯 方法大約0.15dB的性能改進。作者還使用被稱為E:XI丁圖表的分 析工具解釋了這個改進的原因。在該交錯方法中,考慮了一種交 ,方法,結果表明該方法提供了比非交錯系統更好的性能,也就 是,在位元可靠性映射方法中,將低可靠性的LDpc碼位元映射 到低階的調變位元,且將較可靠的位元映射到高階的位元。 前向差錯控制(Forward Error Control,FEC )編碼對於通信系 統保證資料經雜訊通道的可靠傳輸非常重要^基於香農 通道在確定的信號雜訊比(Signal t0 Noise Rati0, SNR)下具有以位元每符碼表示的確㈣容量,這被定義為 限(Shannon limit)。通信和編碼理論中最重要的研究 計以合理的複雜度提供逼近香農限的性能的編碼方法。已經ς 使用置信傳播(BeliefPn>pagatiGn,Bp)解碼的LDp且有 的編碼和解碼複雜度,並能夠提供接近香農限的性能。/、工 1328951 LDPC碼最初在I960年由Gallager描述。LDPC碼的性能非 常逼近香農限。具有碼長度N和維度K的(N,K)二進位的LDPC 碼由(N-K)行和N列的奇偶校驗矩陣η定義。矩陣Η的大多數 元素是〇 ’且僅小部分元素是1 ’因此矩陣Η是稀疏的。矩陣η 的每行表示校驗和’且每列表示變數,例如,位元或符碼。由 Gallager描述的LDPC碼是規則的,也就是,奇偶校驗矩陣η具 有恒定的行重和列重。 規則的LDPC碼能被擴展到非規則的LDPC碼,其中行重和 列重是變化的。非規則的LDPC碼由分別定義變數節點和校驗節
點度分佈的度分佈多項式(degree distribution polynomial) v(x)和 c(x)來指定。更加具體地說,令
>-1 y=i
j-\ v〇) 和 Φ) 其中變數dvmax和i/emax分別是最大變數節點度和校驗節點 度,且vy(cy)表示從度數為j的變數㈠交驗)節點 ' 的分數(fraction)。 ^ V ge;
雖然非規則LDPC碼在表示和/或實現上更加複雜,但是理論 上和經驗上已經顯示出具有適#選擇的度分佈_酬1赃瑪 優於規則LDPC碼。圖1說明了編碼字(c〇dew 長 ^ 例性非規則LDPC碼的奇偶校驗矩陣圖。 又,、的不 LDPC碼還可由二分圖、或Tannei>圖來。^ ^ ^ ^ 節點)的-組節點對應於編碼=, 位元節點和校驗節點且有連接邊在連接邊。如果 1328951 圖2說明了如闻 _ 圖1表示的LDPC: = =非規則LDPCU|的二分圖表示。由 圖1所示,i f,度是6並具有4個奇偶校驗。^ 因此在如圖2的Ta贈陣表示中存在總共9個!。 連接到4個校驗節表不中,6個位元節點加由9條邊2〇3 ^ ° 雖然多數邏輯解碼需#二構LfPC碼疋可多數邏輯解竭的。 j有相對較高的‘二 陣中 幾何LDPC和投影幾 ;^ =tDPC碼(例如,歐幾里德 但迭代解碼方法卻 ^ 相當不錯的解媽性能, 取捨而得到了更多的ί:們和性能之間獲得更好的 定義碼型的約束條件,;過對戶 ==不同步迭代解碼基於 為輸入,對每個符ί產生人Ϊ5:輪器,用通道輸出作 程結束時對解媽符碼輸出的可靠解磁^ 該解碼處理直到滿足一定的停止條二下:J迭代的輸入。 步劃分為硬式決定(harddeeisi()n)法可被進一 混合決定(hybrid decision)演算法。和 代位元翻轉(bit-flipping,BF)、置信傳^廣算^分別疋迭 (weighted bit-flipping,WBF)解碼噹瞀# 和加權位兀翻轉 Tanner圖是非迴圈^ BP演算法解^I异法。已經證明當相應的 料本發明中將僅討論 曰碼的BP是一種資訊傳遞解碼。沿著圖的邊發送的資訊 ,碼字ϋ的Λ數節點相關聯的對數似然比 (k^ehhoodr伽,LLR) 在這個運算式中、和巧分別 8951 表不相關位元取值〇和1的機专 以外的所有進入校驗c的“你母個杈驗即點L將基於除來自位 訊計算得出的“校驗_到_^元,,到·校驗” (bit-t〇-check)資 點\。在垂直步驟中,每個位eH_bit)資訊發送到相鄰節 外的所有進入位元校驗朽' 於除气自校驗節點Cw以 到-校驗,,f訊發送到相鄰的 f ^訊計算得出❺“位元_ 到可用的編碼字或達到最大的^^^。。重複這兩個步驟直到找 L〇pc . ADSL ^ LDPC „ 0 t ^ LDPC#人們經常遇到由於差錯平底^^題中應用非規則
Sc ^ ^ ^ ^ 出差錯機率料下降= f f高時—般表現 2且相應的£域被稱為爆布區域。然而,達到某一 2曲 ^號品質提高所對應的差錯機率下降速度趨緩,^生的^二 錯性能曲線被稱為差錯平底。圖3示 = 則和差錯平底區域搬的非規則的LDpc碼^ = ^ = error rate, FER)性能曲線。 职午 W rame 【發明内容】 本發明公開了-種交錯方法,其中對於具有任意可靠性 的LDPC碼位元,映射為一部分低階調變位元和一部分高階調變 位元。對LDPC碼結構和調變方法,能夠通過被稱為°密度 决化的理論肩异法破定低階和高階調變位元的最優劃分。 在本發明/的一個實施例中,提供了一種在使用FEC碼的 32APSK調變系統中交錯位元的數位通信系統,其包括:能夠產 1328951
ίΖίΐΐίΐϊίΓ信號波形的發射器,該發射器具有-個 ϋΓ有相應的仏虎波形的-組離散位細資訊源:和-個LDPC =二根據字元表產生信號送人到信號映射器,在映 ΪΓΙ 疋一種非連續映射’能夠產生由密度演化預測得到
的相應LDPC碼的最小門檻值(thresh〇ld)。 、預】于J 於明選擇Ϊ驗和位元節點度分佈和T_⑽圖結構,本 i求下的傳輸Ξί好的門檻值特性’能_低特定FER性能 長产門ΐ動Ϊ定義為最小_值,在該值下當編碼字 長度趨向無限時,可以使得位元差錯機率任意小。 因此不===門榧值和差錯平底具有不同要求。
^而要叹计種決疋方法,通過該方法確定的在32A 射方法能夠提供所㈣門檻值,同時簡差錯平底低於 【實施方式】 位4=和=====_碼的編碼 在LDPC補賴’但是應制朗可同樣 ^#.^iriiri^riabeiinsappr〇ach)〇 ^ π έ f 4是根據本發明實施例,採用LDPC碼的且有 包括發射器401,該2射ίί=; 么且離發达到接收态403的信號波形。發射器401包括產生— 形訊1 資訊源。這些資訊均對應於某—信號波 通道Ιΐΐ 道2且被雜訊劣化。採用LDpc碼以減少i =某種能誠生良好門檻㈣交錯規則,; 接收器403中使用交錯器和解交錯器。刀鄕發射益401和 9 31 性發射器,其中採用 個LDPC編碼字的映(ln—bl〇ck)到每 成矩陣)規定。Γ交^哭/調二校驗矩陣(或等效的生 信號波形。這4b信被^錯^調變LDPC編崎字為 所示的接收||Γ 絲被發达到發射天線504並傳播到如圖6 錯器4的示例性接收器’其中採用[则碼和解交 02。由解__並轉交錯轉=發錯器 代地解碼接收到的消自的 之後刀發到迭 ;,計。 錯器/調蠻哭沪田, 胖錯規則應該與由交 該滿足交狀說,轉交錯方法應
錯為法’ _定義最優交 螞的最佳門檻值。° 由氹度次化預測得到的相應LDPC 位元3丨=,32APSK位^到符碼映射電路每次獲取五個
Ϊ5; ,-Γ ^ i+2, IT,b5i+4) s Q /、T 1 0, 1,2,....。映射邏輯如圖8所示。 (? f 32APSK〜中,對於叫·丨〇wu,且_,,令 定義二U《+4)是確定第i個符碼的5位元。我們指定v以 底個編碼效率的位元映射的數量。給定脈碼和差:平 ί =/4通過 匕分析來獲得最優交錯方法。對於具有效 ㈣丨13/15和9/10的LDPC石馬,對於 z- ’扣―她-1,且_(15 = 0}和y = 0山234,32ApsK交錯規則是: 1328951 i+j =h ^+32χΝφα +3072xy mod Nldpc bits mod 256+i^mod 8^x32+ mod 32 在表1 “32APSK中的交錯偏移值”中羅列了位元偏移數: 【表1】32APSK中的交錯偏移值 效率 K㈣ 3/4 72 4/5 80 5/6 120 13/15 160 9/10 192
雖然通過較佳實施例示例性地描述了本發明,應該理解在本 發明的精神和範圍中有可能出現多種其他變化和修改。因此,本 赢 發明申睛專利範圍的目的是覆蓋在本發明的真正精神和範圍中的 儀· 所有這種修改和變更。 【圖式簡單說明】 圖1是編碼字長度六的示例性非規則LDPC碼的奇偶校驗矩 陣表示; 圖2說明了如圖1所示的非規則LDPC碼的二分圖表示; 圖3說明了包括非規則LDPC碼的漆布和差錯平底區域的示 例性FER性能曲線; 圖4是根據本發明實施例,採用LDPC碼和交錯器/解交錯器 的示例性通信系統; 1328951 圖5說明了圖4中發射器的實例; 圖6說明了® 4中接收器的實例; 圖7說明了 32APSK調變中的位元映射功能模組; 圖8說明了 32APSK符碼的位元映射。 【主要元件符號說明】
位元節點201 連接邊203 校驗節點202 瀑布區域301 差錯平底區域302 發射器401 通信通道402 接收器403 資訊源501 LDPC編碼器502 交錯器/調變器503 發射天線504 接收天線601 解調器/解交錯器602 LDPC解碼器603
·* «I *· ^ ^ J 12

Claims (1)

  1. >申請專利範圍:
    99年5月21曰修正替換頁 信,包括 LDPC (丨⑽ _>^eck code^編碼态及父錯器/調變器,該LDpc編碼器將來自資訊 源j貝讯位疋編碼為LDPC編碼字,該交錯器/調變器交錯和 ,支=pc編碼字為信號波形’其中該發射器在32ApsK調變 系統中基於下面規則交錯LDPC編碼位元: :+32xAf〇^/+3〇72xy \ ^〇dN/dpc biIS- 7 mod 256+ ’ i Λ — mod 8 x32+ i J Is ) .40. mod 32 i+J 對於,ε{ζ|〇<ΖΆ咖,-1,且,_m〇d5 = 0}和)=0,1,2,3,4.,其中[^」是返回 小於或等於X的最大整數的取整函數,Λν,=1536〇是所使用的 LDPC碼的編碼字長度,且^喻,是不同編碼效率的偏移值, 義為: 效率 N0ffset 3/4 72 4/5 80 5/6 120 13/15 160 9/10 192 一種數位通信接收器’包括解調器/解交錯器、及LDPC解碼 器,該解調器/解交錯器用以解調並解交錯信號波形,之後分 發到迭代地解碼接收到的消息的LDPC解碼器,並輸出發送的 編碼字的估計,其中該接收器在32APSK調變模式中基於下面 規則解碼交錯的LDPC編碼位元: ' 1328951 .=br i-S9U- --^—21 * —1 j芊月日修正替換頁 I 99年5月21 a修正替換頁 I__ ~^七32乂N0細 +3011乂 j νηοά N!dpc_bits ’ 、5 ) -mod 256+ -mod8 x32+ mod 32 效率 ^offset 3/4 72 4/5 80 5/6 120 13/15 160 9/10 192 對於/€{,·|0ϋΑ^_Α,„-1,且,·ηκχ15 = 0}和 y = 0,l,2,3,4.,其中卜」是返回 小於或等於X的最大整數的取整函數,#@„=15360是所使用的 LDPC碼的編碼字長度,且,是不同編碼效率的偏移值,定 義為: _ 3、一種存儲電腦程式的電腦可讀媒體,該程式用於執行能夠實 現32APSK調變系統中基於下面規則交錯LDPC編碼位元方法 的方法: i+J :=hr 了+32xA^e,+3072χ) mod Nt Idpc __bits \ mod 256+ (i \ —mod8 χ32十 i ) l5 J L4uJ mod 32 對於 z_ e {ζ· I 0 S K -1, qie 2 z· mod 5 = 0}和 _/ = 0,1,2,3,4.,其中 1_χ」是返 效率 N0ffsei 3/4 72 4/5 80 回小於或等於X的最大整數的取整函數,AV>=15360是所使用 的LDPC碼的編碼字長度,且是不同編碼效率的偏移值, 定義為 · _ 14 1328951 年月曰修正替換頁 99年5月21曰修正替換頁 5/6 120 13/15 160 9/10 192 15
TW096107911A 2006-09-18 2007-03-07 A digital communications transmitter,a digital communications receiver,and a computer readable medium TWI328951B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2006/002422 WO2008034287A1 (en) 2006-09-18 2006-09-18 An interleaving scheme for an ldpc coded 32apsk system

Publications (2)

Publication Number Publication Date
TW200816728A TW200816728A (en) 2008-04-01
TWI328951B true TWI328951B (en) 2010-08-11

Family

ID=38667079

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096107911A TWI328951B (en) 2006-09-18 2007-03-07 A digital communications transmitter,a digital communications receiver,and a computer readable medium

Country Status (4)

Country Link
US (1) US8301960B2 (zh)
EP (1) EP1901435A1 (zh)
TW (1) TWI328951B (zh)
WO (1) WO2008034287A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9385752B2 (en) 2011-05-09 2016-07-05 Sony Corporation Encoder and encoding method providing incremental redundancy

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8370711B2 (en) 2008-06-23 2013-02-05 Ramot At Tel Aviv University Ltd. Interruption criteria for block decoding
KR20110071225A (ko) * 2009-12-21 2011-06-29 한국전자통신연구원 우수한 비트 오류 성능을 갖는 4+12+16 apsk 변조 방식을 위한 비트 매핑 방법
JP2012151676A (ja) * 2011-01-19 2012-08-09 Jvc Kenwood Corp 復号装置および復号方法
KR102287629B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287620B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US11043969B2 (en) * 2019-11-12 2021-06-22 SK Hynix Inc. Fast-converging soft bit-flipping decoder for low-density parity-check codes

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60206284A (ja) 1984-03-30 1985-10-17 Nippon Hoso Kyokai <Nhk> 静止画信号伝送方式
JP3974712B2 (ja) 1998-08-31 2007-09-12 富士通株式会社 ディジタル放送用送信・受信再生方法及びディジタル放送用送信・受信再生システム並びにディジタル放送用送信装置及びディジタル放送用受信再生装置
KR20020001039A (ko) 2000-06-23 2002-01-09 서평원 인터넷 및 위성망을 이용한 인터넷 위성 방송 서비스 방법및 장치
US7471735B2 (en) * 2001-04-27 2008-12-30 The Directv Group, Inc. Maximizing power and spectral efficiencies for layered and conventional modulations
DE10134764A1 (de) 2001-07-13 2003-01-30 Deutsche Telekom Ag Satelliten-Managementsystem für eine effiziente Auslastung der Transponderbandbreite
US7577207B2 (en) * 2002-07-03 2009-08-18 Dtvg Licensing, Inc. Bit labeling for amplitude phase shift constellation used with low density parity check (LDPC) codes
US20050180534A1 (en) * 2002-09-09 2005-08-18 Infineon Technologies Ag Iterative estimation and equalization of asymmetries between inphase and quadrature branches in multicarrier transmission systems
KR100996029B1 (ko) * 2003-04-29 2010-11-22 삼성전자주식회사 저밀도 패리티 검사 코드의 부호화 장치 및 방법
KR101143732B1 (ko) 2003-05-30 2012-05-09 소니 주식회사 복호 방법 및 복호 장치, 기록 재생 장치 및 방법과, 재생 장치 및 방법
US7237174B2 (en) 2003-09-04 2007-06-26 The Directv Group, Inc. Method and system for providing short block length low density parity check (LDPC) codes in support of broadband satellite applications
ES2278112T3 (es) 2003-09-05 2007-08-01 Agence Spatiale Europeenne Procedimiento para la sincronizacion de fase de portadora asistida por piloto.
US7590199B2 (en) * 2003-09-12 2009-09-15 Advantech Advanced Microwave Technologies Inc. Hybrid frequency offset estimator
US7907641B2 (en) * 2003-10-27 2011-03-15 Dtvg Licensing, Inc. Method and apparatus for providing signal acquisition and frame synchronization in a hierarchical modulation scheme
US7174495B2 (en) 2003-12-19 2007-02-06 Emmanuel Boutillon LDPC decoder, corresponding method, system and computer program
JP3875693B2 (ja) * 2004-03-24 2007-01-31 株式会社東芝 Lpc符号を用いた符号化ビットのマッピング方法及び送信装置
US7281192B2 (en) 2004-04-05 2007-10-09 Broadcom Corporation LDPC (Low Density Parity Check) coded signal decoding using parallel and simultaneous bit node and check node processing
US20060085720A1 (en) * 2004-10-04 2006-04-20 Hau Thien Tran Message passing memory and barrel shifter arrangement in LDPC (Low Density Parity Check) decoder supporting multiple LDPC codes
US7359449B2 (en) 2004-10-05 2008-04-15 Kamilo Feher Data communication for wired and wireless communication
US7496162B2 (en) * 2004-11-30 2009-02-24 Stmicroelectronics, Inc. Communication system with statistical control of gain
US7516390B2 (en) * 2005-01-10 2009-04-07 Broadcom Corporation LDPC (Low Density Parity Check) coding and interleaving implemented in MIMO communication systems
JP4831294B2 (ja) * 2005-06-20 2011-12-07 アイシン精機株式会社 車両用ドア開閉制御装置
DE602006011240D1 (de) * 2005-06-21 2010-02-04 Samsung Electronics Co Ltd Vorrichtung und Methode zum Übermitteln/Empfangen von Daten in einem Mehrantennenkommunikationssystem unter Verwendung eines strukturierten Low Density Parity Check (LDPC) Codes
WO2008034286A1 (en) * 2006-09-18 2008-03-27 Juntan Zhang An interleaving scheme for an ldpc coded 16apsk system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9385752B2 (en) 2011-05-09 2016-07-05 Sony Corporation Encoder and encoding method providing incremental redundancy
TWI562560B (en) * 2011-05-09 2016-12-11 Sony Corp Encoder and encoding method providing incremental redundancy

Also Published As

Publication number Publication date
US20110202814A1 (en) 2011-08-18
US8301960B2 (en) 2012-10-30
EP1901435A1 (en) 2008-03-19
TW200816728A (en) 2008-04-01
WO2008034287A1 (en) 2008-03-27

Similar Documents

Publication Publication Date Title
CN100568755C (zh) 用于编码和解码具有可变编码率的块低密度奇偶校验码的装置和方法
US8261152B2 (en) Apparatus and method for channel encoding/decoding in communication system using variable-length LDPC codes
CN100356697C (zh) 使用结构化奇偶校验矩阵的低密度奇偶校验码的编码
US7584401B2 (en) Channel interleaving/deinterleaving apparatus in a communication system using low density parity check code and control method thereof
US20070089025A1 (en) Apparatus and method for encoding/decoding block low density parity check codes having variable coding rate
TWI325259B (en) An interleaving scheme for an ldpc coded 16apsk system
US20110164705A1 (en) Bit mapping scheme for an ldpc coded 32apsk system
TWI328951B (en) A digital communications transmitter,a digital communications receiver,and a computer readable medium
CN111373663B (zh) 纠错装置及光收发装置
WO2004114526A2 (en) Low-density parity-check codes for multiple code rates
JP2007511164A (ja) 並列連接低密度パリティ検査符号を用いるチャンネル符号化/復号化装置及び方法
HK1217840A1 (zh) 通信設備及通過其執行的方法
US7549105B2 (en) Construction of irregular LDPC (low density parity check) codes using RS (Reed-Solomon) codes or GRS (generalized Reed-Solomon) code
CN101150551B (zh) 低密度奇偶校验编码的qpsk/8psk系统的交织方案
CN101150378B (zh) 低密度奇偶校验编码的32apsk系统的交织方案
CN101150550B (zh) 交织低密度奇偶校验编码比特的方法、发射器和接收器
US20060041821A1 (en) Short length LDPC (Low Density Parity Check) code and modulation adapted for high speed Ethernet applications
TWI325257B (en) An interleaving scheme for an ldpc coded qpsk/8psk system
EP1901436A2 (en) Bit mapping scheme for an LDPC coded 16APSK system
CN101150377A (zh) 用于低密度奇偶校验编码的32apsk系统的比特映射方案
Hekim et al. Performance of low density parity check coded continuous phase frequency shift keying (LDPCC‐CPFSK) over fading channels
HK1118989A (zh) 低密度奇偶校驗編碼的32apsk系統的交織方案
Li et al. The Research of the Raptor Fountain Code in Shortwave Communication System
Lau et al. Future Design of Channel Codes: A Complex Network Perspective
HK1118991A (zh) 低密度奇偶校驗編碼的qpsk/8psk系統的交織方案

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees