[go: up one dir, main page]

TWI313808B - System and method for calibrating circuit connection - Google Patents

System and method for calibrating circuit connection Download PDF

Info

Publication number
TWI313808B
TWI313808B TW95143331A TW95143331A TWI313808B TW I313808 B TWI313808 B TW I313808B TW 95143331 A TW95143331 A TW 95143331A TW 95143331 A TW95143331 A TW 95143331A TW I313808 B TWI313808 B TW I313808B
Authority
TW
Taiwan
Prior art keywords
component
circuit
attribute data
wiring
component attribute
Prior art date
Application number
TW95143331A
Other languages
Chinese (zh)
Other versions
TW200823650A (en
Inventor
Yolanda Yang
Quite Wu
Christina Yang
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW95143331A priority Critical patent/TWI313808B/en
Publication of TW200823650A publication Critical patent/TW200823650A/en
Application granted granted Critical
Publication of TWI313808B publication Critical patent/TWI313808B/en

Links

Landscapes

  • General Factory Administration (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Description

1313808 九、發明說明: 【發明所屬之技術領域】 本發明係有關於一種電路連接校驗系統及方法,更詳 而言之,係一種係搭載至應用於資料處理裝置中用以製作 印刷電路板之電路圖案之設計系統的電路連接校驗系統 及方法。 . 【先前技術】 • 隨著積體電路尚密度化及電子科技的高速發展,現在 #的印刷電路板(PCB)之佈局(Layout)通常係透過電子設 計自動化(Electronic Design Automati〇n; EDA)軟= 來TO成,較常用的設計系統有Pr〇tel,Allegr〇, 等。 通常該些設計純之電路板設計包括有電路原理圖 之繪製、將緣製完成之電路原理圖轉換成佈線原理圖、依 據該佈線原理圖進行實際佈線等步驟,但由於該繪製原理 •圖及佈線原理圖轉生成過程中往往會出現連接線遺漏或 丟失之狀況,例如’印刷電路板上具有报多集成晶片 ⑽,每個集成晶片亦具有非常多的具有不同功能的接腳 (P⑷,在繪製的過程中,往往會遺漏連接其中某些接腳。 當繪製作業完成後,於進行佈線原理圖生成時,由於重複 檢查需耗費大量的時間,故多半不會再檢查該繪製完成之 電路原理圖即將該些接腳視爲不需連接之懸空接腳 (UnC_eGtedPln)M處理,如此便會造成該遺漏未連 之接聊後續生成於佈線原理圖中。然若當佈線工作進行至 19939 6 1313808 較晚之進度時才發現該錯誤時,由於現在的集成電路佈線 密度非常高,-般不會有閒置空間對晶片接腳周邊、、 部位之佈線進行例如增加信號線等等修改,就可 : 拆掉很多甚至所有已經佈完的線路重新開始,浪 貴時間,造成整個電路圖案佈局完成時間推遲,工作效I 低下等缺點。 乍,文·r 因此,如何克服上述先前技術之缺失,進而提供一種 能於電路圖案佈局的過程中提高佈線之正確率,μ >路圖案佈局後修改之機會的技術,實為目前亟待解決= 題0 、 【發明内容】 馨於上述習知技術之缺點,本發明提供一種能 圖案饰局的過程中提高佈線之正石㈣,並減少電路圖宰佈 局後修改之機會的電路連接校驗及方法。 …為達上述目的,本發明提供—種電路連接校驗系統, 係搭載至用以製作印刷電路板之電路圖案之設計系統,該 設計系統係應用於資料處理裝置中且至少呈有洛制模/ :且:佈=組以及電路圖案庫,該電路連接校驗:^ 括·貢料庫’係用以儲存至少包括樣板元件屬性資料、實 際兀件屬性資料以及佈線元件屬性資料;解析模组,係用 =自儲存於該電路圖案庫之樣板電路原理圖、依據該樣板 电路原理圖並透過麟製模組所繪製之實際電路原理圖 以及依據該實際電路原理圖並透過該佈線模組所生成之 電路佈線原理圖中,分別對應解析出樣板元件屬性資料、 19939 7 1313808 貫際元件屬性資料以及佈線元件屬性資料並儲存於該資 料庫中;比對模組,係用以分別自該資料庫提取該樣板元 -件屬性資料、實際元件屬性資料以及佈線元件屬性資料之 -第一類元件屬性訊息與第二類元件屬性訊息予以比對,並 輪出比對結果;以及標示模組,係依據該比對結果,將該 樣板元件屬性資料、實際元件屬性資料以及佈線元件屬性 貝料之第一類元件屬性訊息與第二類元件屬性訊息不同 •之處於所對應之實際電路原理圖及/或佈線電路原理圖上 響標不出來。 於本發明之一種型態中,該樣板元件屬性資料、實際 元件屬性資料以及佈線元件屬性㈣中均至少包含有第不 一類70件屬性訊息及第二類元件屬性訊息。 ’該第一類元件屬性訊息係指 之懸空接腳訊息,而該第二類 路板上各電子元件之具有電1313808 IX. Description of the Invention: [Technical Field] The present invention relates to a circuit connection verification system and method, and more particularly to a system for mounting to a data processing device for manufacturing a printed circuit board A circuit connection verification system and method for a circuit pattern design system. [Prior Art] • With the increasing density of integrated circuits and the rapid development of electronic technology, the layout of printed circuit boards (PCBs) is usually automated through electronic design (Electronic Design Automati〇n; EDA). Soft = to TO, the more common design systems are Pr〇tel, Allegr〇, and so on. Usually, the design of the purely pure circuit board includes the drawing of the circuit schematic diagram, the conversion of the circuit schematic diagram of the edge formation into the wiring schematic diagram, the actual wiring according to the wiring schematic diagram, etc., but due to the drawing principle and the diagram In the process of wiring schematic generation, the connection line is often missing or lost. For example, 'the printed circuit board has multiple integrated chips (10), and each integrated chip also has a lot of pins with different functions (P(4), in During the drawing process, some of the pins are often missed. When the drawing operation is completed, it takes a lot of time to repeat the inspection when the wiring schematic is generated, so most of the circuit principle will not be checked again. The figure is to treat the pins as unconnected dangling pins (UnC_eGtedPln) M, so that the missing unconnected chats are subsequently generated in the wiring schematic. However, when the wiring work proceeds to 19939 6 1313808 When the error is discovered at a later schedule, since the current integrated circuit wiring density is very high, there is no idle space. The wiring around the chip pin, the wiring of the part is modified by, for example, adding a signal line, etc., so that: Many or even all the completed lines are removed, and the time is too long, causing the entire circuit pattern layout completion time to be postponed, and the work efficiency is Therefore, how to overcome the above-mentioned shortcomings of the prior art, and to provide a technique for improving the accuracy of the wiring in the process of circuit pattern layout, and the opportunity to modify the layout of the μ > In view of the shortcomings of the above-mentioned prior art, the present invention provides a circuit capable of improving the wiring of the slab (4) in the process of patterning and reducing the chance of modification after the layout of the circuit diagram. Connection verification method. ... To achieve the above object, the present invention provides a circuit connection verification system, which is mounted on a design system for fabricating a circuit pattern of a printed circuit board, and the design system is applied to a data processing device. At least there is a Luo model / : and: cloth = group and circuit pattern library, the circuit connection check: ^ including · tribute library 'system The storage includes at least the template component attribute data, the actual component attribute data, and the wiring component attribute data; the analysis module uses the template circuit diagram stored in the circuit pattern library, according to the schematic circuit schematic diagram and through the lining mode. The actual circuit schematic diagram drawn by the group and the schematic diagram of the circuit wiring generated by the wiring module according to the actual circuit schematic diagram respectively analyze the template component attribute data, the 19939 7 1313808 continuous component attribute data, and the wiring component. The attribute data is stored in the database; the comparison module is used to extract the template element-item attribute data, the actual component attribute data, and the wiring component attribute data from the database respectively - the first type of component attribute information and The second type of component attribute information is compared, and the comparison result is rotated; and the labeling module is based on the comparison result, and the template element attribute data, the actual component attribute data, and the wiring component attribute are the first category. The component attribute message is different from the second type component attribute message. FIG principle schematics and / or a wiring circuit is responsive to standard out. In one form of the present invention, the template component attribute data, the actual component attribute data, and the wiring component attribute (4) each include at least 70 types of attribute information and a second type of element attribute information. 'The first type of component attribute message refers to the dangling pin message, and the electronic components of the second type of board have electricity

於本發明之一種型態中 5亥印刷電路板上各電子元件 元件屬性訊息係指該印刷電 性連接之接腳訊息。 今样把本^ ^之種型態中,該比對模組自該資料庫提取 資料以及實際元件屬性資料予以比對,並 輸出比對結果;該;^ + P 4 依據該樣板元件屬性資料以及 ^ ^ ,, ^ ^ 果’將該樣板元件屬性資料以 久只際兀件屬性資辑夕穿 # M ^ ^ i π 苐一颏兀件屬性訊息與第二類元 Τ屬性5孔心不同之處於 線雷—_⑼ 應之貫際1路原理圖及/或佈 ,、求冤路原理圖上標示出來。 於本發明之一種型態中, 該比對模組自該資料庫提取 19939 8 13138〇8 元件屬性資料以及樣板元件屬性資料予以比對,並 樣吉果,該標不模組依據該佈線元件屬性資料以及 ㈣之㈣料,㈣佈線元件屬性資料以 件屬:兀:屬性貧枓之第一類元件屬性訊息與第二類元 =訊息不同之處於所對應之實際電路原理 線電路原理圖上標示出來。 乂伸 =前述本發明之電路連接校驗系統,執行本發明之 至:==方法係包括如下步驟:⑴建立用以錯存 元=樣板70件屬性資料、實際元件屬性資料以及佈線 性資料之資料庫;(2)自儲存於該電路圖案庫之 :反包路原理圖、依據該樣板電路原理圖並透過該繪製模 =所綠製之實際電路原理圖以及依據該實際電路原理圖、 好,b亥佈、,泉桓組所生成之電路佈線原理圖中,分別對廣 t析出樣板元件屬性資料、實際元件屬性資料以及佈線^ 2屬性育料並儲存於該資料庫中,其中,該樣板元件屬性 貝枓、貫際TM牛屬性資料以及佈線元件屬性資料中均至少 包含有第一類元件屬性訊息及第二類元件屬性訊息,其 中,該第一類兀件屬性訊息係指該印刷電路板上各電子元 件之懸空接腳訊息,而該第二類元件屬性訊息係指該印刷 電路板上各電子元件之具有電性連接之接腳訊息;⑺ 分別自該資料庫提取該樣板元件屬性資料、實際元件屬性 育料以及佈線元件屬性資料之第—類元件屬性訊息與第 二類元件屬性訊息予以比對,並輸出比對結果;以及⑷ 依據該比對結果,將該樣板元件屬性資料、實際元件屬性 19939 9 1313808 資料以及佈線元件屬性資料之第一類元件屬性訊息與第 一類元件屬性訊息不同之處於所對應之實際電路原理圖 及/或佈線電路原理圖上標示出來。In one form of the invention, each electronic component on the printed circuit board has a pin information of the printed electrical connection. In this case, in the type of the ^ ^, the comparison module compares the data extracted from the database and the actual component attribute data, and outputs the comparison result; the; ^ + P 4 according to the template component attribute data And ^ ^ , , ^ ^ fruit 'The template component attribute data for a long time only 属性 属性 资 # # # # M ^ ^ i π 苐 颏兀 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性In the line mine - _ (9) should be the 1st schematic and / or cloth, and the schematic diagram of the road is marked. In one form of the present invention, the comparison module extracts the material attribute data of the 19939 8 13138〇8 component and the attribute data of the template component from the database, and compares the sample element according to the wiring component. Attribute data and (4) (4) materials, (4) Wiring component attribute data to be part of: 兀: attribute of the first type of component attribute information and the second type of element = message is different on the corresponding circuit schematic circuit schematic Mark it out.乂 = = The foregoing circuit connection verification system of the present invention, the method of the present invention is implemented to: == The method comprises the following steps: (1) establishing 70 pieces of attribute data, actual component attribute data, and routing information for the defective element=sample. a database; (2) self-storing in the circuit pattern library: an anti-inclusion schematic diagram, an actual circuit schematic diagram according to the template circuit schematic diagram and through the drawing mode = green system, and according to the actual circuit schematic diagram, , in the schematic diagram of the circuit wiring generated by the b-b, and the spring group, the attribute information of the sample component, the actual component attribute data, and the wiring property are respectively stored and stored in the database, wherein The sample component attribute Bessie, the continuous TM cow attribute data, and the wiring component attribute data all include at least a first type component attribute message and a second type component attribute message, wherein the first type component attribute information refers to the printing a hanging pin message of each electronic component on the circuit board, and the second component attribute message refers to a pin connection of each electronic component of the printed circuit board having an electrical connection (7) extracting, from the database, the template component attribute data, the actual component attribute breeding, and the wiring component attribute data, the first component attribute information and the second component attribute information are compared, and outputting the comparison result; and (4) The comparison result is that the template component attribute data, the actual component attribute 19939 9 1313808 data, and the first type component attribute information of the wiring component attribute data are different from the first type component attribute information in the corresponding actual circuit schematic diagram and/or Or marked on the wiring circuit schematic.

於本發明之一種型態中,該步驟(4)復包括··( 4-1) 自5亥資料庫提取該樣板元件屬性資料以及實際元件屬性 資料予以比對,並輸出比對結果;以及(4_2)依據該樣 板元件屬性資料以及實際元件屬性資料之比對結果,將該 樣板元件屬性資料以及實際元件屬性資料之第一類元件 屬性訊息與第二類元件屬性訊息不同之處於所對應之實 際電路原理圖及/或佈線電路原理圖上標示出來。 於本發明之一種型態中,該步驟(4)復包括:(4-3) 自A貝料庫提取該佈線元件屬性資料以及樣板元件屬性 ’料予以比對’並輸出比對結果;以及(m依據該佈 線元件屬性資料以及樣板元件屬性資料之比對結果,將該 佈線元件屬性資料以及樣板元件屬性資料之第一類元件 屬性訊息與第二類it件屬性訊息不同之處於所對應之實 際電路原理圖及/或佈線電路原理圖上標示出來。 相較於習知技術,本發明之電路連接校驗系統及方法 ,、要k過方;δ亥貝際電路原理圖及佈線電路原理圖中分 別解析出包含有第一類元件屬性訊息即懸空接腳訊息、第 件屬性訊息即有電性連接之接腳訊息之實際元件 貝料及佈線元件屬性資料’並參照自該樣板電路原理 斤解析出之樣板元件屬性資料中亦具有之第一類元 生Λ息、第二類元件屬性訊息進行兩次比對,再利用 19939 10 1313808 -標示模組以依據該比對之結果將該實際元件屬性資 料、佈線元件屬性資料中與該樣板元件屬性資料中有 同之:一類元件屬性訊息、第二類元件屬性訊息標示於對 應之貫際電路原理圖、佈線電路原理圖上以供設 、 如此,能實現於電路圖案佈局的過程令提高佈線:正 確率,並減少電路圖案佈局後修改之機會的目的。 【實施方式】 ▲以下係ϋ由特定的具體實例說明本發明之實施方 悉此技藝之人士可由本說明書所揭示之内容輕易地 瞭解本發明之其他優點與功效 的具體實例加以施行或岸用,…查:’猎由其他不同 苴认 丁飞應用,本况明書中的各項細節亦可 基於不同觀點與應用,在不悖離 修飾與變更。 衫“纟本發明之精神τ進行各種 r田Γ多閱第1圖其係為本發明之電路連接校驗系統之 應用架構示意圖。須特别 系統1另可包括其他本發明之電路連接校驗 甘之構件,為to化圖式及說明,此處之 基本术構僅顯示與本發財關之構件。 於本實施例中,本發明之電路連 於用以製作印刷電路柘彳+μ因& 凡i係應用 古十季d心- 圖案之設計系統2中,該設 =統2係於麟處縣置3中予以執行,該 係至少具有繪製桓細9 τ矛、,、死z 、、、' 、佈線模組21以及電路圖荦庫 22。如圖所示,該雷 口木泮 解折槿細u ,連接杈驗系統係包括··資料庫10、 上、夂比對杈組12以及標示模組13,以下即針對 上述之各該模組進行較詳細之描述。 卩針對 19939 11 1313808 該解析模組u細以純計者儲存於該電路圖案庫 22之樣板電路原理圖、依據該樣板電路原理圖並透過該 繪製模組20所繪製之實際電路原理圖以及依據該實際電 路原理圖並透過該佈線模組21所生成之電路佈線原理圖 中分別對應解析出樣板元件屬性資料、實際元件屬性資料 以及佈線70件屬性資料並儲存於該資料庫1〇中。 於本實施例中,該樣板元件屬性資料、實際 線元件屬性資料中均至少包含有第一類元件 屬i 類元件屬性訊息。更具體而言 =性訊息係指該印刷電路板上各電子元件之懸空: 二類元件屬性訊息係指該印 具有電性連接之接腳訊息。此外,該樣板電ΐ f圖^設計者預先提供之演示示意(D_ LC:=C )電路原理圖’用於作爲樣板供電子工程師(EE) 繪製實際電路原理圖所用。 枉巾UE) 該樣板元件屬性資料與 _ 件屬性資料於該資料二;資料以及佈線元 於該資料處理裴置b姑一 之万式,、,、員不顯不 該印刷電路板21:顯::f(未圖示)’即對應列出 腳電性+各個接㈣性連接訊息,該接 些元件屬坐標:編號等, 類元件屬性訊息即該印刷電路板^係為该第一 腳訊息,另一部4八 〃 各甩子元件之懸空接 路板上各電子^之件屬性訊息即該印刷電 八電陡連接之接腳訊息,以方便後 19939 12 1313808 續比對所用。 該比對模組12係用以分別自該資料庫1〇提取並比對 該樣板元件屬性資料、實際元件屬性資料以及佈線元件屬 性#料三者中之第-類元件屬性訊息且自該資料庫10提 取亚比對該三者中之第二類元件屬性訊息。於本實施例 中,该該比對模組12係分別確認前段所述之懸空接腳以 .及,性連接之接腳是否有錯誤連接,而且該比對方式係可 .為實際7L件屬性資料及佈線元件屬性資料分別與該樣板 _兀件屬性貢料作比對,或者先將該實際元件屬性資料同該 樣板疋件屬性資料作比對,修改至一致後再將該修改過之 實際7L件屬性資料與該佈線元件屬性資料再作比對等。此 外,該比對模組12係採用針對該樣板元件屬性資料、實 際π*件屬性資料以及佈線元件屬性資料即以列表中之對 應攔位逐項比對之方式,並可設定比對區段例如選擇第 1〜7項或第2〜8項作爲比對對象等。於本發明之其他實施 -鲁,中,亦可採用其他比對方式按分類比對,按名稱比對等 . 等,故並非以本實施例為限。 該標示模組13係用以依據該比對結果,將該不同之 處於所對應之實際電路原理圖、佈線電路原理圖上標示出 來,以供修改。於本實施例中,該標示模組13之標示方 式係為依據該不同之處即依據該不同之接腳訊息,將對應 需修改之接腳於該實際或佈線電路原理圖上以高亮 〜 (highlight)方式顯示出來,方便設計者直觀且迅速瞭 解該需修改之接腳之具體位置。於本發明之其他實施例 19939 13 1313808 亦可採對該需修改 以本實施例為限。 接腳“不同之顏色等,故並非 fί ]第2圖,其係透過前述本發明之電路冻I p ^ 圖。如圖所示,本驗方法時的步驟流程 驟: 月之'包路連接校驗方法係包括如下步In one form of the present invention, the step (4) includes: (4-1) extracting the template component attribute data and the actual component attribute data from the 5H library to compare and output the comparison result; (4_2) According to the comparison result of the template component attribute data and the actual component attribute data, the template element attribute data and the first type element attribute information of the actual component attribute data are different from the second type element attribute information. The actual circuit schematic and / or wiring circuit schematic is marked. In one form of the present invention, the step (4) includes: (4-3) extracting the wiring component attribute data from the A-shell library and the template component attribute 'Material to compare' and outputting the comparison result; (m) according to the comparison result of the wiring component attribute data and the template component attribute data, the first component attribute information of the wiring component attribute data and the template component attribute data is different from the second type of component attribute information. The actual circuit schematic diagram and/or the wiring circuit schematic diagram are marked. Compared with the prior art, the circuit connection verification system and method of the invention are required to be over-the-counter; the δHaibei circuit schematic diagram and the wiring circuit principle In the figure, the actual component beaker and the wiring component attribute data containing the first type of component attribute information, that is, the floating pin message, the first attribute message, that is, the electrical connection pin information are respectively parsed and referenced from the sample circuit principle The parsed component attribute data also has the first type of metaphysical information and the second type of component attribute information for two comparisons, and then use 19939 10 1313808 - The labeling module has the same attribute in the actual component attribute data and the wiring component attribute data as the template component attribute data according to the result of the comparison: a type of component attribute message and a second type component attribute information are indicated in the corresponding cross-section The circuit schematic diagram and the schematic diagram of the wiring circuit are provided, so that the process of the circuit pattern layout can be improved to improve the wiring: the correct rate, and the opportunity of modification after the circuit pattern layout is reduced. [Embodiment] ▲The following system DETAILED DESCRIPTION OF THE INVENTION The embodiments of the present invention will be readily understood by those skilled in the art from this disclosure.苴Chen Dingfei application, the details in this case can also be based on different viewpoints and applications, without any deviation from modification and change. Schematic diagram of the application architecture of the circuit connection verification system of the present invention. The special system 1 may further include other circuit connection verifications of the present invention. The components of Gan, for the diagram and description, the basic structure here only shows the components of the money. In this embodiment, the circuit of the present invention is connected to the production circuit 柘彳+μ因& Where the i system is applied to the ancient ten season d-heart pattern design system 2, the system = system 2 is implemented in Linshi County 3, which has at least a fine 9 τ spear, and a dead z, , , ' , wiring module 21 and circuit diagram library 22 . As shown in the figure, the Leikou raft is unfolded and thin u, and the connection inspection system includes ··database 10, upper, and 夂 comparison pairs 12 And the labeling module 13, the following is a detailed description of each of the modules described above. 卩 For the 19939 11 1313808, the parsing module u is stored in the schematic circuit diagram of the circuit pattern library 22 by the pure meter, according to the The schematic circuit schematic diagram and the actual circuit schematic diagram drawn by the drawing module 20 and the circuit wiring schematic diagram generated by the wiring module 21 according to the actual circuit schematic diagram respectively respectively analyze the attribute information of the template component and the actual Component attribute data and wiring 70 pieces Of data and stored in the database 1〇 in. In this embodiment, the template component attribute data and the actual line component attribute data all include at least the first type component belongs to the i-type component attribute message. More specifically, the sex message refers to the dangling of each electronic component on the printed circuit board: The second component attribute message refers to the pin information of the printed electrical connection. In addition, the model diagram (D_LC:=C) circuit schematic diagram provided by the designer in advance is used as a template for the electronic engineer (EE) to draw the actual circuit schematic.枉 UE UE) The sample component attribute data and _ piece attribute data in the data 2; data and wiring elements in the data processing device b a million,,,,,,,,,,,,,,, ::f (not shown)' corresponds to the list of foot electrical + each (four) connection information, the components are coordinates: number, etc., the component attribute information that the printed circuit board is the first foot The message, the other 4 〃 〃 元件 元件 之 之 之 接 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 属性 1993 1993 1993 1993 1993 1993 1993 1993 1993 1993 1993 The comparison module 12 is configured to extract and compare the information of the template component attribute data, the actual component attribute data, and the wiring component attribute information from the database 1 Library 10 extracts the second type of component attribute information from Abyss. In this embodiment, the comparison module 12 respectively confirms whether the hanging pins described in the preceding paragraph are and the connected pins are incorrectly connected, and the comparison mode is applicable to the actual 7L component. The data and wiring component attribute data are compared with the template _ 属性 属性 tributary material, or the actual component attribute data is compared with the template attribute data, and the modified actual content is modified. The 7L piece attribute data is compared with the wiring element attribute data. In addition, the comparison module 12 adopts a method for comparing the attribute information of the template component, the actual π* piece attribute data, and the wiring component attribute data, that is, the corresponding block in the list, and can set the comparison segment. For example, items 1 to 7 or items 2 to 8 are selected as comparison objects. In other implementations of the present invention - Lu, the other comparison methods may be used to compare by category, by name, etc., etc., and thus are not limited to the present embodiment. The indicator module 13 is configured to mark the difference on the corresponding actual circuit schematic and wiring circuit schematic for modification according to the comparison result. In this embodiment, the marking module 13 is marked according to the difference, that is, according to the different pin information, the corresponding pin to be modified is highlighted on the actual or wiring circuit schematic diagram~ The (highlight) mode is displayed, which is convenient for the designer to intuitively and quickly understand the specific position of the pin to be modified. Other embodiments of the present invention, 19939 13 1313808, may also be modified to the present embodiment. The pin "different colors, etc., is not fί" Figure 2, which is through the circuit of the present invention, as shown in the figure, the steps of the method are as follows: The verification method includes the following steps

性資料厂實V元丨件中屬係建立用以儲存至少包括樣板元件屬 庫及佈線元件輕資料之資料 原理=:二=於;:電=案庫22之樣板電路 刷電路板上各電;::===即_ 屬性訊息,亦即前述印刷電路板上之;V 2貝元件 =連接^之樣板元件屬性㈣,並料於該資H腳电 。接著進行步驟S3。 於步驟別中’自儲存於該電路圖案庫22之依據該樣 ,電路原理圖所繪製之實際電路原理圖中,解析出包含有 第-類以及第二類元件屬性訊息之實際元件屬性資料,並 儲存於該資料庫10。承前所述,於本實施例中,該第一 類7L件屬性訊息係前述印刷電路板上各電子元件之懸空 接腳訊息;以及該第二類元件屬性訊息係前述印刷電路板 上之電子元件各個接腳電性連接訊息。接著進行步驟S4。 於步驟S4中,自該資料庫10提取該樣板元件屬性資 料以及實際元件屬性資料之第一類元件屬性訊息以及第 19939 14 二類元件屬性訊自&、 例中,本比對牛心予以比對,並輪出比對結果。於本實施 之接聊是否/ =係、用以確認該懸空接腳以及該電性連接 步驟S5. —/普誤連接,若有不同,輸出比對結果並進行 於井右热不同,則進行步驟S6。 同之處二:二中’係依據該步驟S 4之比對結果,將該不 上桿亍屮:貝示兀件屬性資料所對應之實際電路原理圖 於At俾透過該設計系統2執行修改。承前所述, 之接腳該不同之接腳訊息,將對應需修改 及對計針對㈣際元㈣性資料 仃步驟S6。 〜於步驟S6中’自儲存於該電路圖案庫22之依據該 貫際電路原理圖生成佈線電路原理圖中解析出佈線元件 屬性資料,該佈線元件屬性資料包含有第一及第二類元件 肇屬性訊息。承前所述’該第—類元件屬性訊息係前述印刷 •包路板上各電子凡件之懸空接腳訊息;以及該第二類元件 屬性訊息係前述印刷電路板上之電子元件各個接腳電性 連接訊息。接著進行步驟S7。 於步驟S7中,自该賁料庫提取該佈線元件屬性資料 以及樣板元件屬性育料中之第一類元件屬性訊息以及第 二類元件屬性訊息予以比對,並輸出比對結果,若有不 同’進行步驟S8 ;若無不同’則進行步鄉邡。 於步驟S8中,係依據該步驟S7之比對結果,將該不 19939 15 1313808 =處=佈線元件屬性資料所對應之佈線電路原理圖 上才示不出來,俾透過該設計系統2執行修改,即 同之接腳訊息,將對應需修改接 人 上以反白⑽_方式顯::來於=電:原理圖 Ώ +接者進仃步驟S9。 =驟S”,透過該設計系統2依據物 圖進仃後續之實際佈線操作。 相較於習知技術,本發明之雷攸、* Μ上 伤主— 月之电路連接校驗系統及方法 2要透過於該貫際電路原理圖及佈線電路原理圖中分 •彳解析出包含有第一類元件屬性訊息即懸空接腳訊息、第 一類兀件屬性訊息即有電性連接之 " 屬性資料及佈線元件屬性資料,並來昭自^^際:件 圖中所解析出之樣板元件屬性資料中亦具=板第=原理 二屬性訊息、第二類元件屬性訊息進行兩次比對, :標示模組以依據該比對之結果將該實際元件屬性資 Τ佈線元件屬性資料巾與該樣板元件屬性資料中有所不 類兀件屬性訊息、第二類元件屬性訊息標示於對 :之貫際電路原理圖、佈線電路原理圖上以供設計者修 率如此,能實現於電路圖案佈局的過程中提高佈線之正 害率’亚減少電路圖案佈局後修改之機會的目的。 上述實施例僅例示性說明本發明之原理及其功效,而 ^於限制本發明。任何熟習此項技藝之人士均可在不違 二本發明之精神及範訂,對上述實施例進行修飾愈改 ;圍:本發明之權利保護範圍,應如後述之申請專利 19939 16 1313808 【圖式簡單說明】 第1圖為本發明之電路連接校驗系統之應用架構示 意圖;以及 第2圖為本發明之電路連接校驗方法之步驟流程圖 【主要元件符號說明】 1 電路連接校驗糸統 . 10 資料庫 . 11 解析模組 • 12 比對模組 13 標示模組 2 設計糸統 20 繪製模組 21 佈線模組 22 電路圖案庫 3 資料處理裝置 ,S1 〜S9 步驟 17 19939The material system of the real V unit is established to store at least the data of the template component library and the wiring component light data =: two = Yu;: electricity = case library 22 circuit board circuit board electric ;::=== ie _ attribute message, which is the above-mentioned printed circuit board; V 2 shell component = connection ^ template component attribute (four), and is expected to be the H foot power. Next, step S3 is performed. In the actual step of the circuit pattern library 22, in the actual circuit schematic diagram drawn by the circuit schematic diagram, the actual component attribute data including the attribute information of the first class and the second class component is parsed. And stored in the database 10. As described above, in the embodiment, the first type 7L attribute information is a dangling pin message of each electronic component on the printed circuit board; and the second type element attribute message is an electronic component on the printed circuit board. Each pin is electrically connected to the message. Then step S4 is performed. In step S4, the first component information attribute information of the template component attribute data and the actual component attribute data is extracted from the database 10, and the third-order component attribute information of the 19939 14 class is given to the case, and the comparison is given to the cow heart. Compare and turn the results of the comparison. Whether the chat in this implementation is / =, to confirm the dangling pin and the electrical connection step S5. - / common connection, if different, output comparison results and different in the right heat, then proceed Step S6. The same thing 2: The second middle is based on the result of the comparison of the step S 4, and the actual circuit schematic corresponding to the attribute data of the 兀 兀 兀 于 于 于 于 于 执行 执行 执行 执行 俾 实际 实际 实际 实际 实际 实际 实际 实际. As mentioned above, the different pin information of the pin will be corresponding to the need to be modified and the meter is directed to (4) the meta (four) data 仃 step S6. In step S6, the wiring component attribute data is parsed from the schematic diagram of the schematic circuit generated by the schematic circuit diagram stored in the circuit pattern library 22, and the wiring component attribute data includes the first and second types of components. Attribute message. According to the foregoing, the 'component-type attribute information is the dangling pin information of each electronic component on the printing and wrapping board; and the second type component attribute information is the electrical component of each of the electronic components on the printed circuit board. Sexual connection message. Next, step S7 is performed. In step S7, the wiring component attribute data and the first component attribute information in the template component attribute breeding and the second component attribute information are extracted from the library, and the comparison result is output, if different. 'Proceed to step S8; if there is no difference' then proceed to step nostalgia. In step S8, according to the comparison result of the step S7, the non-19939 15 1313808 = where the wiring component attribute data corresponds to the wiring circuit schematic diagram is not displayed, and the modification is performed through the design system 2, That is, the same pin message, the corresponding need to be modified to connect to the white (10) _ mode:: to = power: schematic Ώ + pick up step S9. = S S", through the design system 2 according to the physical map to enter the subsequent actual wiring operation. Compared with the prior art, the present invention, the Thunder, * Μ Μ 主 — — — 电路 电路 电路 电路 电路 电路 电路 电路 电路Through the analysis of the schematic diagram of the cross-circuit circuit and the schematic diagram of the wiring circuit, the information of the first type of component attribute, that is, the dangling pin message, and the first type of attribute information, that is, the electrically connected attribute are parsed. Data and wiring component attribute data, and come to Zhao from the ^^: The sample component attribute data parsed in the piece diagram also has the = plate = principle 2 attribute message, the second type of component attribute message for two comparisons, : the marking module is configured to mark the actual component attribute and the component attribute data and the second component attribute information in the template component attribute data according to the comparison result: The schematic diagram of the cross-circuit circuit and the schematic diagram of the wiring circuit are used for the designer's repair rate, and the purpose of improving the positive damage rate of the wiring in the process of circuit pattern layout is to reduce the chance of modification after the layout of the circuit pattern. The above embodiments are merely illustrative of the principles and effects of the present invention, and are intended to limit the invention. Any person skilled in the art can modify the above embodiments without departing from the spirit and scope of the invention. Modifications: The scope of protection of the present invention should be as described later. Patent application 19939 16 1313808 [Simplified description of the drawings] FIG. 1 is a schematic diagram of the application architecture of the circuit connection verification system of the present invention; and FIG. 2 is the present invention Flow chart of the circuit connection verification method [Main component symbol description] 1 Circuit connection verification system. 10 Database. 11 Resolution module • 12 comparison module 13 Label module 2 Design system 20 Drawing module 21 wiring module 22 circuit pattern library 3 data processing device, S1 ~ S9 step 17 19939

Claims (1)

1313808 十、申謗專利範菌: 】·二種=連接校驗系统,係搭餘心Μ 板(PCB)之電路圖案之設計系統,該設計电路 用於-貪料處理裝置中且 、、’’係應 以及電路圖案庫、、會製拉组、佈線模組 ^ 早°亥电路連接校驗系統係包括·· 料庫株:用:儲存至少包括樣板元件屬性資 ^示兀冑性肓料以及佈線元件屬性資料; 角讀H係用以自儲存於該電_案庫 電路原理圖、依據該樣板電路原理圖並透過該㈣ί 組所緣製之實際電路原理圖以及依據該實際電:; 理圖並透過該佈線模組所生成之電路佈線原理圖原 析出樣板元件屬性資料、實際元件屬 貝枓及钸線7°件屬性資料並儲存於該資料庫 中’其中’該樣板元件屬性資料、實際元件屬性資料 以及佈線it件屬性資料中均至少包含有第—類元件 屬性訊息及第二類元件屬性訊息,其中,該第一類元 件屬性訊息係指該印刷電路板上各電子元件之懸空 接腳訊息,而該第二類元件屬性訊息係指該印刷電路 板上各電子7C件之具有電性連接之接腳訊息; 比對模組,係用以分別自該資料庫提取該樣板元 件屬性資料、實際元件屬性資料以及佈線元件屬性資 料之第一類元件屬性訊息與第二類元件屬性訊息予 以比對’並輸出比對結果;以及 標示模組,係依據該比對結果’將該樣板元件屬 18 19939 13138〇8 性資料、實際元件屬性資料以及伟線元件屬性資料之 第-類兀件屬性訊息與第二類元件屬性訊息不同之 處於所對應之實際電路原理圖及/或佈線電路原理圖 上標示出來。 如申請專利範圍第i項之電路連接校驗系、統,豆中, 該比對模組自該資料庫提取該樣板元件屬性資料以 及實際元件屬性資料予以比對’並輸出比對結果;該 標;:模組依據該樣板元件屬性資料以及實際元件屬 性貝料之比對結果,將該樣板元件屬性資料以及實際 70件屬H貝料之第—類元件屬性訊息與第二類元件 屬性訊息不同之處於所對應之實際電路原理圖及/或 佈線電路原理圖上標示出來。 3. 4. ,如申請專利範圍第2項之電路連接校驗系統,其中, 该比對模組自該資料庫提取該佈線元件屬性資料以 二樣板元件屬性資料予以比對,並輪出比對結果;該 t杈組依據該佈線元件屬性資料以及樣板元件屬 '丨::之比對結果,將該佈線元件屬性資料以及樣板 ^ 弟1兀件屬性訊息與第二類元件 ^訊息不同之處於所對應之實際電路原理圖及/或 佈線電路原理圖上標示出來。 2請專利範圍第1項之電路連接校驗系統,其中, 板原理圖係指演示示意(D_Sch_tlc) 電路原理圖。 一種電路連接校驗方法,彳& 係4合载至用以製作印刷電路 19939 19 5. 1313808 板(PCB)之泰狄门七 _ 电路圖案之設計系統,該設計系統係應 用於貢料處理駐恶山 〜1式置中且至少具有繪製模組、佈線模铤 以及電路圖安唐 , '^車’該電路連接校驗方法包括如下步 驟: Μ ^ i )建立用以儲存至少包括樣板元件屬性資 料Λ ^元件屬性資料以及佈線元件屬性資料之資料 . 庫; - € 2)自儲存於該電路圖案庫之樣板電路原理 • 圖依據该樣板電路原理圖並透過該繪製模組所繪製 之只際電路原理圖以及依據該實際電路原理圖並透 過。玄佈線模組所生成之電路佈線原理圖中,分別對應 解析出樣板元件屬性資料、實際元件屬性資料以及佈 線兀件屬性資料並儲存於該資料庫中,其中,該樣板 元件屬性資料、實際元件屬性資料以及佈線元件屬性 貧料中均至少包含有第一類元件屬性訊息及第二類 ^ 元件屬性訊息,其中,該第一類元件屬性訊息係指該 . 印刷電路板上各電子元件之懸空接腳訊息,而該第二 類疋件屬性訊息係指該印刷電路板上各電子元件之 具有電性連接之接腳訊息; (3) 分別自該貢料庫提取該樣板元件屬性資 料、實際元件屬性資料以及佈線元件屬性資料之第/ 類元件屬性訊息與第二類元件屬性訊息予以比對,旅 輪出比對結果;以及 (4) 依據该比對結果’將该樣板元件屬性資料、 19939 20 1313808 :際7L件屬性資料以及佈線元件屬性資料之第—類 凡件屬與第二類元件屬性訊息不同之處於所 對應之實際電路原理圖及,或佈線電路 出來。 口丄知不 士申η月專利範圍第5項之電路連接校驗方法,, 該步驟(4)復包括: 八Τ ()自忒資料庫提取該樣板元件屬性資料 齄 7. ^實際7^件屬性資料予以比對,並輸出比對結果;以 及 屬〖生i::2)依據該樣板元件屬性資料以及實際元件 屬性貢料之比對結果 丨卞 將忒‘板元件屬性資料以及實 :屬κ:自貧料之第—類元件屬性訊息與第二類元 ==不同之處於所對應之實際電路原理圖及/ 或佈線電路原理圖上標示出來。 如申請專利範圍第6項之雷政、鱼 該步驟⑷復包括包路連接校驗方法’其中, 及餘4:自該資料庫提取該佈線元件屬性資料以 料予以比對,並輪出比對結果;以 (4_4)依據該佈線元件屬性資料以及揭#开# 屬性資料之比對妹里丨玍貝枓以及樣板兀件 v4-^4, 〇 ,:該佈線元件屬性資料以及樣 件屬,N:却自m ^ 疋件屬性訊息與第二類元 戍佈唆千:周5之处於所對應之實際電路原理圖及/ 次佈線電路原理圖上標示出來。 19939 21 1313808 8. 如申請專利範圍第5項之電路連接校驗方法,其中, 該電路樣板原理圖係指演示示意(Demo Schemat ic) 電路原理圖。 % 22 199391313808 X. Shenyi Patent Fan: 】·Two kinds of = connection verification system, is the design system of the circuit pattern of the Μ Μ board (PCB), the design circuit is used in the greedy processing device, and, ' 'System and circuit pattern library, will be made to pull group, wiring module ^ Early ° Hai circuit connection verification system includes ·· Stock bank: use: storage at least including sample component attributes And the wiring component attribute data; the angular reading H is used for self-storing in the electric circuit library schematic diagram, the actual circuit schematic diagram according to the schematic circuit schematic diagram and the (four) ί group, and according to the actual electricity: The figure and the circuit wiring schematic generated by the wiring module are used to analyze the attribute information of the sample component, the actual component belongs to the data of the 7° piece of the file and stored in the database, and the template component attribute data is stored in the database. The actual component attribute data and the wiring component attribute data at least include the first component attribute information and the second component attribute information, wherein the first component attribute information refers to the printing The hanging pin information of each electronic component on the circuit board, and the second component attribute information refers to the pin information of each electronic 7C component on the printed circuit board; the comparison module is used to respectively Extracting, from the database, the template component attribute data, the actual component attribute data, and the wiring component attribute data, the first type component attribute information is compared with the second type component attribute information, and the comparison result is output; and the labeling module is According to the comparison result, the sample element is 18 19939 13138〇8, the actual component attribute data, and the first class attribute information of the line component attribute data are different from the second type element attribute message. The actual circuit schematic and / or wiring circuit schematic is marked. For example, in the circuit connection verification system and system of the i-th patent scope, the comparison module extracts the template component attribute data and the actual component attribute data from the database for comparison and outputs the comparison result; The module: according to the template component attribute data and the actual component attribute and the comparison of the raw materials, the template component attribute data and the actual 70 pieces of the H-type material-type component attribute message and the second type component attribute message The difference is indicated on the corresponding actual circuit schematic and/or wiring circuit schematic. 3. 4. The circuit connection verification system according to item 2 of the patent application scope, wherein the comparison module extracts the attribute information of the wiring component from the database and compares the attribute information of the two component components, and turns the ratio The result is that the t杈 group is different from the second component X message according to the attribute information of the wiring component and the comparison result of the template component being '丨::, the routing component attribute data and the template member 1 attribute information. It is indicated on the corresponding actual circuit schematic and / or wiring circuit schematic. 2 Please refer to the circuit connection verification system of the first item of the patent scope, in which the board schematic diagram refers to the schematic diagram of the demonstration (D_Sch_tlc) circuit. A circuit connection verification method, the 彳 & 4 is combined to a design system for making a printed circuit 19939 19 5. 1313808 board (PCB) Teddy's seven-circuit pattern, which is applied to the tribute processing Stationed in the evil mountain ~ 1 type and at least has a drawing module, wiring module and circuit diagram An Tang, '^车' The circuit connection verification method includes the following steps: Μ ^ i ) established to store at least the template component attributes Data Λ ^Component attribute data and information on the wiring component attribute data. Library; - € 2) The principle of the sample circuit stored in the circuit pattern library • The figure is based on the template circuit schematic and drawn through the drawing module The schematic diagram of the circuit and the schematic diagram of the actual circuit are transmitted. In the circuit wiring schematic diagram generated by the black wiring module, the template component attribute data, the actual component attribute data, and the routing component attribute data are respectively parsed and stored in the database, wherein the template component attribute data and the actual component are respectively The attribute data and the wiring component attribute material contain at least a first type component attribute message and a second type element attribute information, wherein the first type element attribute message refers to the hanging of each electronic component on the printed circuit board. a pin message, and the second class attribute message refers to a pin information of each electronic component of the printed circuit board having an electrical connection; (3) extracting the attribute information of the template component from the tributary library, and actually The component attribute data and the component/component attribute information of the wiring component attribute data are compared with the second component attribute information, the traveling round compares the result; and (4) according to the comparison result 'the template component attribute data, 19939 20 1313808 : The 7L piece attribute data and the wiring component attribute data - the class of the class and the second class of component attributes The message is different from the actual circuit schematic and the wiring circuit. The circuit connection verification method of the fifth item of the patent scope of the invention is as follows: (4) The complex includes: the gossip () extracts the attribute information of the template component from the database 齄 7. ^ Actual 7^ The attribute data of the pieces are compared and the comparison result is output; and the 〗 〖Life i::2) is based on the comparison between the attribute information of the template component and the actual component attribute 丨卞 丨卞 板 'plate component attribute data and real: It belongs to κ: the first component attribute information of the poor material is different from the second class element == in the corresponding actual circuit schematic and / or wiring circuit schematic. For example, the third part of the patent application scope is Lei Zheng, the fish step (4) includes the bypass connection verification method 'where, and the remaining 4: extracting the wiring component attribute data from the database for comparison, and the ratio is turned For the result; (4_4) according to the wiring component attribute data and the comparison of the open # attribute data, the sister-in-law and the sample element v4-^4, 〇,: the wiring component attribute data and the sample genus , N: However, from the m ^ 属性 attribute message and the second type of 戍 唆 :: week 5 is in the corresponding actual circuit schematic and / sub-wiring circuit schematic. 19939 21 1313808 8. The circuit connection verification method according to item 5 of the patent application scope, wherein the schematic diagram of the circuit template refers to a schematic diagram of the demo schematic (Demo Schemat ic) circuit. % 22 19939
TW95143331A 2006-11-23 2006-11-23 System and method for calibrating circuit connection TWI313808B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95143331A TWI313808B (en) 2006-11-23 2006-11-23 System and method for calibrating circuit connection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95143331A TWI313808B (en) 2006-11-23 2006-11-23 System and method for calibrating circuit connection

Publications (2)

Publication Number Publication Date
TW200823650A TW200823650A (en) 2008-06-01
TWI313808B true TWI313808B (en) 2009-08-21

Family

ID=44771234

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95143331A TWI313808B (en) 2006-11-23 2006-11-23 System and method for calibrating circuit connection

Country Status (1)

Country Link
TW (1) TWI313808B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI398789B (en) * 2009-06-05 2013-06-11 Askey Computer Corp System and method for assisting circuit design
TWI646440B (en) * 2017-07-03 2019-01-01 和碩聯合科技股份有限公司 Circuit comparison method and electronic device

Also Published As

Publication number Publication date
TW200823650A (en) 2008-06-01

Similar Documents

Publication Publication Date Title
CN103687315B (en) Designing method of punching alignment target
CN110222381B (en) Method, system, medium and terminal for generating dynamic installation guide file for PCB assembly
CN101526972A (en) Setting device of circuit board and method thereof
CN102169513A (en) Wiring design system and method
CN102843863A (en) High precision electric testing and positioning method
CN100361130C (en) Method and device for improving PCB design efficiency
CN107609447A (en) A kind of optical detection apparatus, system and method
CN101192247A (en) Circuit connection checking system and method
TWI313808B (en) System and method for calibrating circuit connection
CN108304614B (en) Method and device for setting pins of integrated circuit layout
CN107908873A (en) Inspection method and device of a kind of high-speed line across reference planes
CN101684999B (en) Conversion method of data format
CN100361122C (en) An automatic design method for switching PCBs for ICT testing
TW201222304A (en) Method for setting width of printed circuit board trace
CN107908912A (en) A kind of automatic method for checking line power and being connected to ground
CN201345715Y (en) Device for multiplexing of photoelectric interfaces
CN114254583B (en) Method, device, equipment and storage medium for checking pin connection of device
WO2024098506A1 (en) Method for ink-jet printing of solder resist on pcb
TWI303031B (en)
TW201437834A (en) Direct current transfer design testing method and apparatus
CN104978455A (en) Design method for improving power supply reliability
CN104053307A (en) A method for rapid production of PCB
JP2005322019A (en) Verification method for multi-power integrated circuit
CN221946044U (en) A device for detecting the arrangement sequence of power supply interfaces of a hard disk board
CN203595600U (en) Non-destructive testing device for eye pattern performance of laser

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees