[go: up one dir, main page]

TWI301237B - Protector and shutdown method for nand flash memory - Google Patents

Protector and shutdown method for nand flash memory Download PDF

Info

Publication number
TWI301237B
TWI301237B TW95101071A TW95101071A TWI301237B TW I301237 B TWI301237 B TW I301237B TW 95101071 A TW95101071 A TW 95101071A TW 95101071 A TW95101071 A TW 95101071A TW I301237 B TWI301237 B TW I301237B
Authority
TW
Taiwan
Prior art keywords
shutdown
signal
flash memory
unit
power supply
Prior art date
Application number
TW95101071A
Other languages
Chinese (zh)
Other versions
TW200727130A (en
Inventor
Yuting Lin
Original Assignee
Mitac Int Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac Int Corp filed Critical Mitac Int Corp
Priority to TW95101071A priority Critical patent/TWI301237B/en
Publication of TW200727130A publication Critical patent/TW200727130A/en
Application granted granted Critical
Publication of TWI301237B publication Critical patent/TWI301237B/en

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
  • Power Sources (AREA)

Description

1301237 七、指定代表圖: ㈠本案指定代表圖為:第二圖。 (一)本代表圖之元件符號簡單說明: 21 :輸入單元; 22 :延遲單元; • 2 3 ·邏輯單元; 24 :處理器;以及 25 :電源供應單元。 八本案若有化學式時,請揭丨最能顯示發明特徵的化學式: 九、發明說明: 【發明所屬之技術領域】 本發明係為—種快閃記憶體之保護模組及其關機方法, ==使用處理^讀寫快閃記憶體之電子裝置中’特別是 ^情及延遲單7來避免資料流失及因當機而無法關機 【先前技術】 圖’係為習知技藝之個人數位助理裝置之關機方 ^步’程圖。首先,由使用者執行關機動作(步驟_,係 由處理$直接發出關機通知至電源供應單元;由電祕申 ^供應電源至個人數位助理裝置(步驟110:),藉此個人二位 衣置停止卫作狀態;完成個人數位助理裝置之關機動作(步驟 1301237 120) 般而έ,若個人數位助理裝置之處理器發生者捲採, 應單元仍會繼續供電,使個人數位助理裝置i 而無法關機。此外,當使用者強行使個人數位助理詈:狀 應單f立即停止供應電源予處麵^ 4體進行資料讀寫動作,容易造成快閃記憶體之資料流失 ^ ^又°十種快閃έ己憶體之保護模組及其關機古、、 失助理裝置在關機時發生快閃記憶體之資料* 態而無法完成^發生當機狀況使個人數位助理裝置處於停‘ 【發明内容】 組及工::=,^目用::^-種快閃記憶體之保護模 。=免快_憶體於關機過程中流 AS- p U篮之冤子裝置,此保護模袓句冬古鈐 入早疋、延遲單元以及紐 mi2^有輸 ,動作時,發出通知信號至處理器I延元 止後傳送第-關機信號至邏輯^之項,作,並於讀寫動作停 邏輯單元。當邏機時間後。,,第二關機信號至 驅使電子裝置完成關機動作。弟_#錢第二關機信號,即 1301237 更進員技術特徵及所達成之功效有 為辅佐之侧目關圖式以 【實施方式】 記憶及圖;=:依/發明較佳實施例之-種㈣ 參照符號力!^關機方法,其中相_元件將以相同的 請參閱第二圖,係為本發明之一 之示意圖,此保護模組適用於呈有理體之保護模組 子裝置。本發明之保護模組係;:閃記憶體之電 子裝置之處理器已停止對快 護模組包括有置之關_作。此保 元23。 延遲單元22以及—邏輯單 遲單子裝置之處理11 24及延 遲單元22及處機時’發出通知信號至延 及令處理器24停:使延遲單元22開始計數, 作。處理器24停止4動:°己,體26與週邊元件之讀寫動 邏輯單元23。 項寫動作後’將傳送一第一關機信號至 邏輯單元23電性連接,於接收通知 此淮秆叶數動柞 23。此延遲早元22可包含震盪器,笋1301237 VII. Designated representative map: (1) The representative representative of the case is: the second picture. (1) A brief description of the component symbols of this representative diagram: 21: input unit; 22: delay unit; • 2 3 • logic unit; 24: processor; and 25: power supply unit. If there are chemical formulas in the eight cases, please disclose the chemical formula that best shows the characteristics of the invention: IX. Description of the invention: [Technical field of the invention] The present invention is a protection module for a flash memory and a shutdown method thereof, = Use the processing ^ read and write flash memory electronic device 'in particular, love and delay single 7 to avoid data loss and can not be shut down due to crash [previous technology] Figure ' is a personal digital assistant device Shutdown method ^ step map. First, the user performs a shutdown action (step _, the process directly sends a shutdown notification to the power supply unit; the power supply is supplied to the personal digital assistant device (step 110:)), thereby taking the personal two-position Stopping the state of the guard; completing the shutdown action of the personal digital assistant device (step 1301237 120). If the processor of the personal digital assistant device is logged, the unit will continue to supply power, so that the personal digital assistant device i cannot In addition, when the user enforces the personal digital assistant 詈: the form should immediately stop the supply of power to the surface of the body ^ 4 body for data read and write actions, easily lead to the loss of flash memory data ^ ^ and ° ten kinds of fast The protection module of the flash memory has been shut down, and the data of the flash memory is turned off when the assistant device is turned off. The state cannot be completed. ^The occurrence of the crash condition causes the personal digital assistant device to stop. [Invention content] Group and work::=,^目用::^- Kind of flash memory protection mode. = Free fast _ memory in the shutdown process flow AS- p U basket scorpion device, this protection model 冬句冬古Break into the early days The delay unit and the neo-mi2^ have a loss. When the action is sent, a notification signal is sent to the processor 1 to transmit the first-off signal to the logic ^, and the logical unit is stopped during the read/write operation. After the second shutdown signal to drive the electronic device to complete the shutdown action. Brother _# money second shutdown signal, that is, 1301237, the technical characteristics of the further entry and the achieved effects are assisted by the side view mode [Embodiment] Memory and diagram; =: according to the preferred embodiment of the invention - (4) reference symbol force! ^ shutdown method, wherein the phase_component will be the same, please refer to the second diagram, which is a schematic diagram of one of the inventions, this protection The module is suitable for the protection device sub-device of the physic body. The protection module of the invention is: the processor of the electronic device of the flash memory has stopped to have a function of the fast protection module. 23. The delay unit 22 and the processing of the logic single late single device 11 24 and the delay unit 22 and the machine when the device sends a notification signal to the delay to cause the processor 24 to stop: the delay unit 22 starts counting, and the processor 24 stops. 4 moves: ° own, body 26 and surrounding The component reads and writes the logic unit 23. After the item write operation, a first shutdown signal is transmitted to the logic unit 23 to electrically connect, and the notification is notified to the Huai stalk leaf number 23. This delay early element 22 may include an oscillator. Bamboo shoot

分鐘至°5分鐘之間上述之預設關機時間是需要可設定於I 1301237 邏輯單元23,係分別與處理器24及延遲覃 連接’用於接收第〆關機信號或第二關機^ =性 二,,即可使電源供應單元25停=本電= ° 23 )根據對輸入縞仏旒之邏輯判斷以產生 ,判斷為接收第一關機信號.或第二關機信二:::上 成關機動作之輸出結果。 I產生可元 凊麥閱第三圖,係為本發明之關機方 + 本發明之_方法提供―_記㈣資 7 ::程圖。根據 ^ : ?r; 仏通知信號至處理器及延遲單元(步 ϋ γ百先,提 進行關機之彳_1± ’通知信號為操作端 記憶體及周邊元件=寫:通itf吏處理器開始停止對快閃 應模組停止供輸谢=====源供 之精;者。任何未脫離本發明 之申請專難财。 修改或變更’均應包含於後附 1301237 【圖式簡單說明】 第一圖係為習知技藝之個人數位助理裝置之關機方法之步驟流程圖; 第二圖係為本發明之一種快閃記憶體之保護模組之示意圖;以及 第三圖係為本發明之一種關機方法之步驟流程圖。 【主要元件符號說明】 100〜120 :步驟流程; 21 :輸入单元; 22 :延遲單元; 23 :邏輯單元; 24 :處理器; 25 :電源供應單元;以及 300〜330 :步驟流程。The preset shutdown time between minutes and °5 minutes is required to be set to I 1301237 logic unit 23, which is connected to the processor 24 and the delay 分别 respectively for receiving the third shutdown signal or the second shutdown ^ = sex two , the power supply unit 25 can be stopped = the local power = ° 23) according to the logic of the input 缟仏旒 to generate, determine to receive the first shutdown signal. Or the second shutdown letter two::: on the shutdown action Output the result. The third figure of the invention is the same as that of the invention. The method of the present invention provides the _ method (4) capital: According to ^ : ?r; 仏 notification signal to the processor and delay unit (step γ 百 先, first to shut down 彳 _1 ± ' notification signal for the operating terminal memory and peripheral components = write: through the itf 吏 processor start Stop the flashing module to stop the supply and return ===== source for the fine; any. The application is not difficult to leave the application of the invention. Modifications or changes 'all should be included in the attached 1301237 [Simplified description The first figure is a flow chart of the steps of the shutdown method of the personal digital assistant device of the prior art; the second figure is a schematic diagram of the protection module of the flash memory of the present invention; and the third figure is the invention Step flow chart of a shutdown method. [Main component symbol description] 100~120: step flow; 21: input unit; 22: delay unit; 23: logic unit; 24: processor; 25: power supply unit; ~330: Step flow.

Claims (1)

1301237 制月〆日替換] 、申請專利範圍: 、種快閃記憶體之_模組 電 至該處理器,且該處提:=歲 閃記憶體之一讀寫動作,並於兮该快 一關機信號;t亥項寫動作停止後產生-第 延遲單元,電性連接該輸入單元,用以 號,並開始計數至一預設關機 第 信號;以及 _座王弟一關機 =邏輯單元’電性連接該延遲單元以及該 關亥二,機信號或該第二關機信號,使該電子裝置完=據 2 保護模組, 4、 ίΓϊίϋ範圍第1項所述之快閃記憶體之保護模么且 其中錢輯單元係為—綱⑽gate)。 _、及’ 5、 GidH1項所述之快閃記憶體之保護模級, 八中電子▲置更包含—麵供應單元。 6、 利範圍第5項所述之快閃記憶體之保護模% 電==機動作係控制該電源供應單贿止供應電源予該 7 ^用於冑子裝置之關機方法,其步驟包含·· 號錢,並料該通知信 1301237 接收該通知信號,遂使該處理器停止對一快閃記憶 體之一讀寫動作,並於該讀寫動作停止後產生一第一關 機信號; 接收該通知信號,使該延遲單元開始計數至一預設 關機時間,藉此產生一第二關機信號;以及 藉由一邏輯單元以接收該第一關機信號或該第二 關機信號,使該電子裝置完成一關機動作。 8、 如申請專利範圍第7項所述之關機方法,其中該電子裝置 係為一個人數位助理。 9、 如申請專利範圍第7項所述之關機方法,其中該延遲單元 係為一震盈器。 10、 如申請專利範圍第7項所述之關機方法,其中該邏輯單 元係為一或閘。 11、 如申請專利範圍第7項所述之關機方法,其中該電子裝 置更包含一電源供應單元。 12、 如申請專利範圍第11項所述之關機方法,其中該關機 動作係控制該電源供應單元停止供應電源予該電子裝置。1301237 Replacement of the month of the moon], the scope of the patent application: , the type of flash memory _ module electricity to the processor, and the mention: = one year of reading and writing of the flash memory, and the fast one Shutdown signal; after the stop operation of the t-th generation, the first delay unit is generated, electrically connected to the input unit, used for the number, and starts counting to a preset shutdown signal; and _ seat Wangdi one shutdown = logic unit 'electricity Sexually connecting the delay unit and the second signal, the second signal, or the second shutdown signal to cause the electronic device to complete the protection module of the flash memory according to the second protection module, 4, ίΓϊίϋ And the money series unit is - (10) gate). _, and '5, the protection mode of the flash memory described in GidH1, the eight-in-one ▲ set includes the surface supply unit. 6. The protection mode of the flash memory according to item 5 of the benefit range is electrically==the machine action system controls the power supply to supply the power supply to the power supply system for shutting down the device. The steps include: · The money, and the notification letter 1301237 receives the notification signal, so that the processor stops reading and writing to one of the flash memory, and generates a first shutdown signal after the reading and writing operation stops; receiving the Notifying the signal, causing the delay unit to start counting to a predetermined shutdown time, thereby generating a second shutdown signal; and causing the electronic device to complete by receiving a first shutdown signal or the second shutdown signal by a logic unit A shutdown action. 8. The shutdown method of claim 7, wherein the electronic device is a number of assistants. 9. The shutdown method of claim 7, wherein the delay unit is a shock absorber. 10. The shutdown method of claim 7, wherein the logic unit is a gate or a gate. 11. The shutdown method of claim 7, wherein the electronic device further comprises a power supply unit. 12. The shutdown method of claim 11, wherein the shutdown operation controls the power supply unit to stop supplying power to the electronic device.
TW95101071A 2006-01-11 2006-01-11 Protector and shutdown method for nand flash memory TWI301237B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95101071A TWI301237B (en) 2006-01-11 2006-01-11 Protector and shutdown method for nand flash memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95101071A TWI301237B (en) 2006-01-11 2006-01-11 Protector and shutdown method for nand flash memory

Publications (2)

Publication Number Publication Date
TW200727130A TW200727130A (en) 2007-07-16
TWI301237B true TWI301237B (en) 2008-09-21

Family

ID=45070171

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95101071A TWI301237B (en) 2006-01-11 2006-01-11 Protector and shutdown method for nand flash memory

Country Status (1)

Country Link
TW (1) TWI301237B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI421688B (en) * 2009-08-18 2014-01-01 Kinpo Elect Inc Reset circuit of electronic device
TWI546655B (en) 2014-01-10 2016-08-21 瑞昱半導體股份有限公司 Electrical apparatus, functional unit and shutdown method thereof

Also Published As

Publication number Publication date
TW200727130A (en) 2007-07-16

Similar Documents

Publication Publication Date Title
TWI308678B (en) Dust-cleaning device for computes and method using the same with a computer fan
JPH07302133A (en) Electric-power control unit for computer system and method for control of electric power at inside of computer system
TWI258083B (en) Interrupt signal control system and control method
TW200947195A (en) Method, device and circuit board for shutdown control of electronic apparatus
CN102662804A (en) Power-down-prevention irreversible self-destroying method for solid state disk
TW201250703A (en) Solid state drive and motherboard for supporting the solid state drive
TWI301237B (en) Protector and shutdown method for nand flash memory
TWI493831B (en) Universal serial bus charging device and management method
JP6160553B2 (en) Memory card access device, control method therefor, and memory card access system
TW200923633A (en) Method and computer device capable of dealing with power fail
CN102136082B (en) High-speed and low-power-consumption SD (Secure Digital) card
WO2021103180A1 (en) Circuit and method for driving liquid crystal display
TWI806380B (en) Wearable electronic device and control method thereof
TWI242133B (en) Interrupt signal control method
CN102541671A (en) A method and device for improving the recognition rate of an electronic device to an SD card
CN206162518U (en) Use PCIE hot plug IOBOX integrated circuit board in 8 way servers on purley platform
TW201028833A (en) Processing device and method of system booting failure
CN102866755A (en) Power-on reset device for integrated test system
CN101872233A (en) Automatic startup and shutdown scheduling control method and system thereof
CN103092300A (en) Internal storage power supply control circuit
CN112312527A (en) Method and device for reducing power consumption of U shield
CN100419693C (en) Computer system status monitoring circuit
CN100371858C (en) Power supply backup system of memory
CN103365734A (en) Power management system and power management method
CN105677518A (en) Redundancy control method of clock signal in embedded system

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees