[go: up one dir, main page]

TWI398758B - Intelligent clamping circuit and power supply with this clamping circuit - Google Patents

Intelligent clamping circuit and power supply with this clamping circuit Download PDF

Info

Publication number
TWI398758B
TWI398758B TW98101212A TW98101212A TWI398758B TW I398758 B TWI398758 B TW I398758B TW 98101212 A TW98101212 A TW 98101212A TW 98101212 A TW98101212 A TW 98101212A TW I398758 B TWI398758 B TW I398758B
Authority
TW
Taiwan
Prior art keywords
transistor
voltage
signal
switch
power supply
Prior art date
Application number
TW98101212A
Other languages
Chinese (zh)
Other versions
TW201027317A (en
Inventor
wei cheng Yu
Yun Chieh Hsu
Original Assignee
Lite On Electronics Guangzhou
Lite On Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lite On Electronics Guangzhou, Lite On Technology Corp filed Critical Lite On Electronics Guangzhou
Priority to TW98101212A priority Critical patent/TWI398758B/en
Publication of TW201027317A publication Critical patent/TW201027317A/en
Application granted granted Critical
Publication of TWI398758B publication Critical patent/TWI398758B/en

Links

Landscapes

  • Dc-Dc Converters (AREA)
  • Control Of Voltage And Current In General (AREA)

Abstract

An intelligent clamping circuit is adapted for configuring in a power supply and receiving an alternating voltage switchingly to control a clamped switch. The clamping circuit includes a switch, a voltage-passing unit and a detector. The switch is controlled by the alternating voltage to switch between turn-on status and turn-off status. The voltage-passing unit is controlled by the switch to output a coupling voltage based on a standby voltage generating from the alternating voltage. The detector controls the clamped switch according to the coupling voltage and a power-good signal. When entering AC-OFF mode from AC-ON mode, the power supply switches to stop receiving the alternating voltage, and the switch turns off to make the coupling voltage low-potential. Therefore, the power-good signal is switched to be low-potential due to entering AC-OFF mode, and the detector turns off the clamped switch.

Description

智慧型箝制電路及包含此箝制電路的電源供應器Smart clamp circuit and power supply including the same

本發明是有關於一種電源供應技術,特別是指一種能控制供電時序的智慧型箝制電路及包含此箝制電路的電源供應器。The present invention relates to a power supply technology, and more particularly to a smart clamp circuit capable of controlling power supply timing and a power supply including the clamp circuit.

電源供應器通常會依據一插頭的插拔和一電源開關的切換而操作於四種工作模式:開機模式、待機模式、虛擬關機模式(又稱AC OFF & remote ON mode)、確實關機模式(又稱AC OFF & remote OFF mode)。The power supply usually operates in four working modes according to the plugging and unplugging of a plug and the switching of a power switch: power-on mode, standby mode, virtual off mode (also known as AC OFF & remote ON mode), and indeed shutdown mode (again Called AC OFF & remote OFF mode).

若是接上插頭來接收一交流電壓,則會在電源開關切換到接收(remote on)狀態時進入開機模式,並在切換到阻卻(remote off)狀態時進入待機(standby)模式。另一方面,若是插頭拔離而無法接收交流電壓(AC OFF),則會在電源開關切換到接收狀態時進入虛擬關機模式,並在切換到阻卻狀態時進入確實關機模式。If the plug is connected to receive an AC voltage, it will enter the power-on mode when the power switch is switched to the remote on state, and enter the standby mode when switching to the remote off state. On the other hand, if the plug is pulled out and cannot receive the AC voltage (AC OFF), it will enter the virtual shutdown mode when the power switch is switched to the receiving state, and enter the true shutdown mode when switching to the blocking state.

參閱圖1~圖3,為了確保在顯示供電正常的供電良好(power good,PG)信號高電位期間,一被動裝置95能維持高電位的輸出電壓Vout,常見電源供應標準是規範先使PG信號切換到低電位後,再使被動裝置95的輸出電壓Vout切換到低電位,並稱此切換時間差(從PG信號的低電位起始點到高電位輸出電壓Vout降壓5%的時間點)為一警告時間(warning time)T4。而圖3的虛擬關機模式中,待機電壓會在輸出電壓Vout切換為低電位後也更動為低電位,且此時間差通常稱為一關閉待機模式(Turn off-Standby)時間T5。更明確地說,這段時間T5是指從高電位輸出電壓Vout降壓90%的時間點到高電位待機電壓降壓5%的時間點。Referring to FIG. 1 to FIG. 3, in order to ensure that a passive device 95 can maintain a high potential output voltage Vout during a high power supply (PG) signal high potential, a common power supply standard is to first make a PG signal. After switching to the low potential, the output voltage Vout of the passive device 95 is switched to the low potential, and the switching time difference (from the low potential starting point of the PG signal to the time point when the high potential output voltage Vout is stepped down by 5%) is A warning time T4. In the virtual shutdown mode of FIG. 3, the standby voltage is also changed to a low potential after the output voltage Vout is switched to a low potential, and this time difference is generally referred to as a Turn off-Standby time T5. More specifically, this period of time T5 refers to a time point from when the high-potential output voltage Vout is stepped down by 90% to when the high-potential standby voltage is stepped down by 5%.

為了滿足規範,習知電路採用一光耦合器92來延緩被動裝置95的切換,其中待機模式和虛擬關機模式的延緩原由分別說明如下。參閱圖1和圖2,在開機模式下若是將電源開關切換到阻卻狀態便會進入待機模式,此時一監控(supervisor)裝置93在發出低電位PG信號的同時更會發出一高電位的失誤保護(fault protection,FP)信號,光耦合器92因此截止而無法將工作電壓傳送到一控制裝置94,被動裝置95的輸出電壓Vout才從而切換到低電位,達成前述規範。其中,被動裝置95為一般電力電子常見拓撲,例如是正/反激式轉換器、半橋式轉換器。In order to meet the specifications, the conventional circuit uses an optocoupler 92 to delay the switching of the passive device 95, wherein the delay modes of the standby mode and the virtual shutdown mode are respectively described below. Referring to FIG. 1 and FIG. 2, if the power switch is switched to the blocking state in the power-on mode, the standby mode is entered. At this time, a supervisor device 93 emits a high potential while emitting a low-level PG signal. With the fault protection (FP) signal, the optocoupler 92 is thus turned off and the operating voltage cannot be transferred to a control device 94, and the output voltage Vout of the passive device 95 is thereby switched to a low potential to achieve the aforementioned specifications. Among them, the passive device 95 is a common topology of general power electronics, such as a forward/flyback converter and a half bridge converter.

並且,參閱圖1和圖3,在開機模式下若是將插頭拔離便會進入虛擬關機模式,此時監控裝置93在發出低電位PG信號的同時更會發出低電位的FP信號,使得一電壓產生裝置91、光耦合器92、一電阻R1和監控裝置93形成一迴路。待機電壓的能量便藉由光耦合器92與電阻R1逐漸釋放,且在釋放期間由於光耦合器92依舊為導通狀態,因此被動裝置95持續輸出高電位。直到光耦合器92因能量釋放完畢而截止,被動裝置95才會切換到低電位。然而,這樣的電路設計會隨著待機電壓的負載(例如:滑鼠、鍵盤等)減輕而延長能量釋放時間,導致警告時間T4拉長。以圖4和圖5為例,更可觀察出負載不同所導致的警告時間T4差距多於100毫秒(ms)。Moreover, referring to FIG. 1 and FIG. 3, if the plug is pulled out in the boot mode, the virtual shutdown mode is entered. At this time, the monitoring device 93 emits a low potential FP signal and emits a low potential FP signal to make a voltage. The generating device 91, the optical coupler 92, a resistor R1 and the monitoring device 93 form a loop. The energy of the standby voltage is gradually released by the photocoupler 92 and the resistor R1, and since the photocoupler 92 is still in an on state during the release, the passive device 95 continues to output a high potential. Passive device 95 switches to a low potential until optical coupler 92 is turned off due to energy release. However, such a circuit design prolongs the energy release time as the load of the standby voltage (eg, mouse, keyboard, etc.) is reduced, resulting in an extended warning time T4. Taking FIG. 4 and FIG. 5 as an example, it can be observed that the warning time T4 difference caused by the different loads is more than 100 milliseconds (ms).

此外,若是重置(reset)電源供應器900後,沒有在一段檢查時間內完成重新開機程序,被動裝置95將容易發生當機現象,即使接上插頭並將電源開關切換到接收狀態,也無法輸出高電位的輸出電壓Vout。In addition, if the restarting procedure is not completed within a certain inspection time after resetting the power supply 900, the passive device 95 will be prone to a crash phenomenon, even if the plug is connected and the power switch is switched to the receiving state, Outputs a high potential output voltage Vout.

所謂重置且重新開機是指:在虛擬關機模式下更使電源供應器900進入確實關機模式,然後再回覆虛擬關機模式,之後插上插頭更改為開機模式。假設沒有負載或是極輕載,那麼待機電壓會因為釋放能量速度過慢而導致在回覆虛擬關機模式一段檢查時間(例如300毫秒)後監控裝置93仍偵測到高電位的電壓來源(即待機電壓)。然而,此時輸出電壓Vout是呈現低電位,所以監控裝置93會判斷狀況異常並栓住被動裝置95造成當機。The so-called reset and reboot means that in the virtual shutdown mode, the power supply 900 is further brought into the true shutdown mode, and then the virtual shutdown mode is returned, and then the plug is changed to the boot mode. Assuming no load or very light load, the standby voltage will cause the high voltage source (ie standby) after the virtual shutdown mode is replied to a check time (for example, 300 milliseconds) due to the slow release of energy. Voltage). However, at this time, the output voltage Vout is low, so the monitoring device 93 judges that the condition is abnormal and the passive device 95 is tied to cause the crash.

因此,綜合以上警告時間T4與當機的問題,可以發現習知電源供應器900的穩定性不佳,製程良率也連帶無法提升。Therefore, by synthesizing the above warning time T4 and the problem of the crash, it can be found that the stability of the conventional power supply 900 is not good, and the process yield cannot be improved.

因此,本發明之目的,即在提供一種改善穩定性並提高生產良率的智慧型箝制電路及包含此箝制電路的電源供應器,能在虛擬關機模式時縮短警告時間長度,並能確保重置後的重新開機程序可順利進行。Accordingly, it is an object of the present invention to provide a smart clamp circuit for improving stability and improving production yield and a power supply including the same, which can shorten the warning time in the virtual shutdown mode and ensure resetting The subsequent reboot process can proceed smoothly.

於是,本發明電源供應器,適用於切換地接收一交流電壓並使一被動裝置產生一輸出電壓,包含:一電壓產生裝置,根據該交流電壓產生一待機電壓和一工作電壓;一監控裝置,發出一顯示該電源供應器供電情形的供電良好信號;一智慧型箝制電路,基於該交流電壓和該供電良好信號輸出一箝制信號;一受箝制開關,受該箝制信號控制而切換於一導通狀態和一截止狀態間;及一第一光耦合器,受該受箝制開關控制來決定該被動裝置的輸出電壓;當該電源供應器從一開機模式進入一停機模式時,會切換為停止接收該交流電壓且該供電良好信號會由高電位轉為低電位,該箝制信號便由低電位轉為高電位並促使該受箝制開關截止,該第一光耦合器因而截止並在該供電良好信號轉為低電位一段警告時間之後令該輸出電壓為低電位。Therefore, the power supply of the present invention is adapted to switchably receive an AC voltage and cause a passive device to generate an output voltage, comprising: a voltage generating device, generating a standby voltage and an operating voltage according to the AC voltage; a monitoring device, Sending a power good signal indicating the power supply condition of the power supply; a smart clamp circuit, outputting a clamp signal based on the AC voltage and the power good signal; and a clamped switch controlled by the clamp signal to switch to a conductive state And an off state; and a first optocoupler controlled by the clamped switch to determine an output voltage of the passive device; when the power supply enters a stop mode from a power on mode, it switches to stop receiving The AC voltage and the power good signal will change from a high potential to a low potential, the clamp signal is turned from a low potential to a high potential and the clamped switch is turned off, the first optical coupler is thus turned off and the signal is well turned on. The low voltage is low and the output voltage is low after a warning time.

而本發明智慧型箝制電路,適用於設置在一電源供應器中,並切換地接收一交流電壓以控制一受箝制開關,包括:一開關切換器,受該交流電壓控制而切換於一導通狀態和一截止狀態間;一傳壓單元,受該開關切換器控制而根據一產生自該交流電壓的待機電壓傳送出一耦合電壓;及一偵測器,基於該耦合電壓和一供電良好信號來控制該受箝制開關;當該電源供應器從一開機模式進入一停機模式時,會切換為停止接收該交流電壓,該開關切換器便由導通切換為截止並造成該傳壓單元送出的耦合電壓為低電位,且該供電良好信號會因為進入該停機模式而處於低電位,該偵測器因此截止該受箝制開關。The smart clamp circuit of the present invention is adapted to be disposed in a power supply and switchably receiving an AC voltage to control a clamped switch, comprising: a switch switch controlled by the AC voltage to be switched to a conductive state And a cut-off state; the voltage transfer unit is controlled by the switch switch to transmit a coupled voltage according to a standby voltage generated from the AC voltage; and a detector based on the coupled voltage and a good power supply signal Controlling the clamped switch; when the power supply enters a stop mode from a power-on mode, it switches to stop receiving the AC voltage, and the switch switch is switched from on to off and causes a coupling voltage sent by the pressure transmitting unit It is low and the power good signal will be at a low potential due to entering the shutdown mode, and the detector thus cuts off the clamped switch.

有關本發明之前述及其他技術內容、特點與功效,在以下配合參考圖式之一個較佳實施例的詳細說明中,將可清楚的呈現。The above and other technical contents, features and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments.

參閱圖6,本發明智慧型箝制電路7主要藉由偵測一交流電壓與一供電良好(PG)信號的變化,來決定一外部被動裝置200的輸出電壓Vout使在PG信號切換到低電位時有效控制警告時間T4長度,並輸出一監控用電壓使重置後的開機程序順利進行。Referring to FIG. 6, the smart clamp circuit 7 of the present invention determines the output voltage Vout of an external passive device 200 to detect when the PG signal is switched to a low level by detecting an AC voltage and a good power supply (PG) signal change. Effectively control the length of the warning time T4, and output a monitoring voltage to make the reset boot process go smoothly.

本發明電源供應器100之較佳實施例適用於受一插頭(圖未示)控制來接收交流電壓,包含一電壓產生裝置1、一第一光耦合器2、一第一電阻3、一第二電阻4、一監控裝置5、一控制裝置6、一智慧型箝制電路7及一受箝制開關8。箝制電路7包括一轉換裝置71、一開關切換器72(在本實施例中以一電晶體實現)、一傳壓單元73(本例是指第二光耦合器)及一偵測器74。受箝制開關8、開關切換器72和該等光耦合器2、73均能分別切換於導通狀態和截止狀態間。且配合參閱圖7,每一光耦合器2、73具有一個一次側單元21、731及一個二次側單元22、732,轉換裝置71具有一全橋整流器711及一濾波穩壓器712,且偵測器74具有一第一電晶體M1、一第二電晶體M2、一第三電晶體M3及一第四電晶體M4。其中,濾波穩壓器712為本發明所屬技術領域中具有通常知識者所熟知,在此不再多做說明。The preferred embodiment of the power supply 100 of the present invention is adapted to receive an AC voltage controlled by a plug (not shown), including a voltage generating device 1, a first optical coupler 2, a first resistor 3, and a first The second resistor 4, a monitoring device 5, a control device 6, a smart clamp circuit 7, and a clamped switch 8. The clamping circuit 7 includes a switching device 71, a switching switch 72 (implemented by a transistor in this embodiment), a voltage transmitting unit 73 (in this example, a second optical coupler), and a detector 74. The clamped switch 8, the switch switch 72, and the optical couplers 2, 73 can be switched between the on state and the off state, respectively. With reference to FIG. 7, each of the optical couplers 2, 73 has a primary side unit 21, 731 and a secondary side unit 22, 732, and the conversion device 71 has a full bridge rectifier 711 and a filter regulator 712, and The detector 74 has a first transistor M1, a second transistor M2, a third transistor M3, and a fourth transistor M4. The filter regulator 712 is well known to those of ordinary skill in the art to which the present invention pertains, and will not be described again.

電壓產生裝置1根據交流電壓產生一待機電壓和一工作電壓。在受箝制開關8導通的狀況下,當第一光耦合器2切換到導通狀態時能透過第一電阻3來將待機電壓傳送給監控裝置5,並透過第二電阻4來將工作電壓傳送給控制裝置6以促使被動裝置200產生一輸出電壓Vout。The voltage generating device 1 generates a standby voltage and an operating voltage in accordance with the alternating voltage. When the first photocoupler 2 is switched to the on state, the standby voltage can be transmitted to the monitoring device 5 through the first resistor 3, and the operating voltage is transmitted to the second resistor 4 through the second resistor 4. The control device 6 is operative to cause the passive device 200 to generate an output voltage Vout.

再者,監控裝置5會受一外部電源開關(圖未示)的控制而發出一失誤保護(FP)信號,其中該電源開關能切換於一接收狀態與一阻卻狀態間。並且,監控裝置5更會發出PG信號,且PG信號是在輸出電壓Vout的高電位期間呈現高電位以顯示供電情形為正常,在電源開關切換到阻卻狀態或插頭拔離時呈現低電位。而箝制電路7則是根據交流電壓、PG信號和FP信號的變化來決定一用以導通該受箝制開關8的箝制信號。Moreover, the monitoring device 5 is controlled by an external power switch (not shown) to issue a fault protection (FP) signal, wherein the power switch can be switched between a receiving state and a blocking state. Moreover, the monitoring device 5 emits a PG signal, and the PG signal exhibits a high potential during the high potential of the output voltage Vout to indicate that the power supply condition is normal, and exhibits a low potential when the power switch is switched to the blocking state or the plug is pulled out. The clamp circuit 7 determines a clamp signal for turning on the clamped switch 8 based on changes in the AC voltage, the PG signal, and the FP signal.

箝制電路7中,轉換裝置71會藉由全橋整流器711將交流電壓轉換為一整流信號,以供給濾波穩壓器712輸出一濾波後信號。開關切換器72受濾波後信號控制來決定是否導通第二光耦合器73的一次側單元731,進而令其二次側單元732輸出一耦合電壓給偵測器74。偵測器74再基於耦合電壓、PG信號和FP信號來輸出箝制信號。此外,偵測器74還會輸出一優先信號,當優先信號為低電位時能強迫被動裝置200的輸出電壓Vout為低電位,而不受控制裝置6的限制。In the clamp circuit 7, the conversion device 71 converts the AC voltage into a rectified signal by the full bridge rectifier 711 to supply the filter regulator 712 to output a filtered signal. The switch switch 72 is controlled by the filtered signal to determine whether to turn on the primary side unit 731 of the second optical coupler 73, and thereby cause the secondary side unit 732 to output a coupled voltage to the detector 74. The detector 74 then outputs the clamp signal based on the coupling voltage, the PG signal, and the FP signal. In addition, the detector 74 also outputs a priority signal, and when the priority signal is low, the output voltage Vout of the passive device 200 can be forced to be low, without being limited by the control device 6.

而偵測器74的作動方式是:第一電晶體M1根據耦合電壓與FP信號來決定是否導通第二電晶體M2,且第三電晶體M3會受PG信號控制來決定導通狀態。而第二電晶體M2與第三電晶體M3的導通狀態將影響第四電晶體M4的導通狀態。其中,當第二電晶體M2與第三電晶體M3的其中之一導通,會促使箝制信號呈現低電位,並促使第四電晶體M4截止而輸出高電位的優先信號。當第二電晶體M2與第三電晶體M3均截止,則箝制信號呈現高電位,且第四電晶體M4會因導通而輸出低電位的優先信號。The detector 74 is activated in such a manner that the first transistor M1 determines whether to turn on the second transistor M2 according to the coupling voltage and the FP signal, and the third transistor M3 is controlled by the PG signal to determine the conduction state. The conduction state of the second transistor M2 and the third transistor M3 will affect the conduction state of the fourth transistor M4. Wherein, when one of the second transistor M2 and the third transistor M3 is turned on, the clamp signal is caused to exhibit a low potential, and the fourth transistor M4 is caused to be turned off to output a high-potential priority signal. When both the second transistor M2 and the third transistor M3 are turned off, the clamp signal exhibits a high potential, and the fourth transistor M4 outputs a low potential priority signal due to the conduction.

更具體地來說,電源供應器100會隨著插頭的插拔與電源開關的切換而呈現四種工作模式:開機模式、待機模式、虛擬關機模式、確實關機模式。且本例以一停機模式來泛指虛擬關機模式和確實關機模式。More specifically, the power supply 100 presents four operating modes as the plug is plugged and unplugged and the power switch is switched: a power-on mode, a standby mode, a virtual power-off mode, and a true power-off mode. In this example, the virtual shutdown mode and the actual shutdown mode are generally referred to in a shutdown mode.

開機模式Boot mode

此時,插頭接上且電源開關處於接收狀態,使得電源供應器100能接收交流電壓且監控裝置5發出低電位FP信號。At this time, the plug is connected and the power switch is in the receiving state, so that the power supply 100 can receive the AC voltage and the monitoring device 5 emits the low potential FP signal.

箝制電路7中,轉換裝置71因為收到交流電壓而輸出足以使開關切換器72導通的濾波後信號。這將使得第二光耦合器73的一次側單元731與二次側單元732導通,而將待機電壓當作傳給偵測器74的耦合電壓。又因為FP信號呈現低電位,第一電晶體M1遂進入導通狀態,且促使第二電晶體M2導通。所以,箝制信號(低電位)會導通受箝制開關8,而使得第二光耦合器2的一次側單元21收到待機電壓。此外,優先信號會因第四電晶體M4截止而處於高電位,所以不影響被動裝置200的作動。In the clamp circuit 7, the switching means 71 outputs a filtered signal sufficient to turn the switching switch 72 on because it receives an alternating voltage. This will cause the primary side unit 731 of the second photocoupler 73 to be turned on with the secondary side unit 732, and the standby voltage as the coupling voltage transmitted to the detector 74. Also, since the FP signal exhibits a low potential, the first transistor M1 遂 enters an on state and causes the second transistor M2 to be turned on. Therefore, the clamp signal (low potential) turns on the clamped switch 8 so that the primary side unit 21 of the second optical coupler 2 receives the standby voltage. In addition, the priority signal is at a high potential due to the fourth transistor M4 being turned off, so that the operation of the passive device 200 is not affected.

一次側單元21收到待機電壓後,會因為FP信號呈現低電位而導通,並令二次側單元22將工作電壓傳送給控制裝置6,所以輸出電壓Vout會呈現高電位,並進一步促使監控裝置5發出高電位PG信號(顯示供電正常)。After receiving the standby voltage, the primary side unit 21 is turned on because the FP signal exhibits a low potential, and causes the secondary side unit 22 to transmit the operating voltage to the control device 6, so that the output voltage Vout will exhibit a high potential and further promote the monitoring device. 5 A high-potential PG signal is output (the power supply is normal).

待機模式Standby mode

此時,插頭接上且電源開關處於阻卻狀態,使得電源供應器100收到交流電壓且監控裝置5發出高電位FP信號,並且監控裝置5也會因為電源開關處於阻卻狀態而將PG信號切換到低電位(顯示供電異常)。At this time, the plug is connected and the power switch is in a blocking state, so that the power supply 100 receives the AC voltage and the monitoring device 5 emits a high potential FP signal, and the monitoring device 5 also sets the PG signal because the power switch is in the blocking state. Switch to low potential (display power supply abnormality).

由於電源開關剛切換到阻卻狀態且箝制信號尚未更動電位的這段期間,受箝制開關8仍維持導通狀態,所以第二光耦合器2會因為高電位FP信號而截止,輸出電壓Vout也就跟著迅速降為低電位。Since the clamp switch 8 remains in the on state during the period when the power switch has just switched to the blocking state and the clamp signal has not yet changed the potential, the second photocoupler 2 is turned off due to the high potential FP signal, and the output voltage Vout is also Then quickly drop to a low potential.

虛擬關機模式Virtual shutdown mode

若是在開機模式下拔離插頭,電源供應器100即會進入虛擬關機模式,此時無法收到交流電壓且FP信號維持低電位。而監控裝置5也會因此將PG信號切換到低電位(顯示供電異常)。If the plug is unplugged in the power-on mode, the power supply 100 will enter the virtual power-off mode, at which time the AC voltage cannot be received and the FP signal remains low. The monitoring device 5 also switches the PG signal to a low level (displaying a power supply abnormality).

箝制電路7中,轉換裝置71因為沒有收到交流電壓,所以濾波後信號不足以使開關切換器72導通,且此時耦合電壓為零,故不論FP信號為何都無法驅使第二電晶體M2導通。而第三電晶體M3也因PG信號處於低電位而截止。所以,經過一電阻Ra、一電阻Rb與一電容Ca的延遲之後,箝制信號會轉為高電位,使得受箝制開關8截止,並導致一次側單元21無法接收到待機電壓,當然被動裝置200的輸出電壓Vout也就跟著降為低電位。為了更確保輸出電壓Vout的時序,第四電晶體M4會進一步輸出低電位的優先信號來強迫輸出電壓Vout為低電位。In the clamping circuit 7, since the switching device 71 does not receive the AC voltage, the filtered signal is insufficient to turn the switching switch 72 on, and the coupling voltage is zero at this time, so that the second transistor M2 cannot be turned on regardless of the FP signal. . The third transistor M3 is also turned off because the PG signal is at a low potential. Therefore, after a delay of a resistor Ra, a resistor Rb and a capacitor Ca, the clamp signal will turn to a high potential, so that the clamped switch 8 is turned off, and the primary side unit 21 cannot receive the standby voltage, of course, the passive device 200 The output voltage Vout is also reduced to a low potential. In order to further ensure the timing of the output voltage Vout, the fourth transistor M4 further outputs a low potential signal to force the output voltage Vout to be low.

由於習知電路的輸出電壓Vout是等到能量釋放完畢才會降到低電位,且隨負載減輕,能量釋放時間越長。而本發明的輸出電壓Vout則在電阻Ra、電阻Rb與電容Ca的延遲後,或在被動裝置200收到低電位優先信號後便降為低電位。因此,警告時間T4相較習知技術縮短許多,且不隨負載大小產生大幅變動。另外,隨著警告時間T4的縮短,關閉待機模式時間T5會拉長,將有助於增加電源供應器100的維持時間(hold-up time)。Since the output voltage Vout of the conventional circuit is reduced to a low potential until the energy is released, and the load is reduced, the energy release time is longer. The output voltage Vout of the present invention is then lowered to a low potential after the delay of the resistor Ra, the resistor Rb and the capacitor Ca, or after the passive device 200 receives the low potential priority signal. Therefore, the warning time T4 is much shorter than the conventional technique and does not vary greatly with the size of the load. In addition, as the warning time T4 is shortened, the off standby mode time T5 is elongated, which will help increase the hold-up time of the power supply 100.

參閱圖8和9,可以發現在相同工作電壓下,儘管負載大小不同,電源供應器100也能縮短並維持相近的警告時間T4,而不似習知技術差距多於100毫秒。同樣地,圖10和11的警告時間T4也不因負載而差距過大。請再參閱圖8和11,即便工作電壓和負載大小都不相同,警告時間T4也差異不大。Referring to Figures 8 and 9, it can be seen that at the same operating voltage, the power supply 100 can shorten and maintain a similar warning time T4 despite the different load sizes, unlike the conventional technique gap of more than 100 milliseconds. Similarly, the warning time T4 of FIGS. 10 and 11 is not too large due to the load. Referring to Figures 8 and 11, even if the operating voltage and load are different, the warning time T4 is not much different.

確實關機模式Indeed shutdown mode

若是在虛擬關機模式下將電源開關切換到阻卻狀態,電源供應器100便會進入確實關機模式。且此時監控裝置5所輸出的PG信號會維持低電位(顯示供電異常),箝制電路7的作動類似虛擬關機模式。If the power switch is switched to the blocking state in the virtual shutdown mode, the power supply 100 will enter the true shutdown mode. At this time, the PG signal outputted by the monitoring device 5 is maintained at a low potential (display power supply abnormality), and the operation of the clamp circuit 7 is similar to the virtual shutdown mode.

回歸參閱圖7,為了避免重置後可能發生的當機現象,本發明電源供應器100是將監控裝置5的電壓來源從習知採用的待機電壓改換成受箝制開關8傳送給一次側單元21的監控用電壓。當處於停機模式時,受箝制開關8截止而使該監控用電壓呈現低電位;之後,切換到開機模式,受箝制開關8導通而使該監控用電壓呈現高電位,該第一光耦合器2得以根據該工作電壓來改變輸出電壓Vout。所以,重置動作會使得監控用電壓降為低電位,監控裝置5也就不會在重新開機時拴住被動裝置200造成當機。Referring back to FIG. 7, in order to avoid a possible crash phenomenon after resetting, the power supply 100 of the present invention changes the voltage source of the monitoring device 5 from the conventionally used standby voltage to the clamped switch 8 to the primary side unit. 21 monitoring voltage. When in the shutdown mode, the clamped switch 8 is turned off to cause the monitoring voltage to exhibit a low potential; thereafter, switching to the power-on mode, the clamped switch 8 is turned on to cause the monitoring voltage to assume a high potential, and the first optical coupler 2 The output voltage Vout can be changed in accordance with the operating voltage. Therefore, the resetting action causes the monitoring voltage to drop to a low potential, and the monitoring device 5 does not catch the passive device 200 at the time of rebooting, causing the crash.

值得注意的是,第二電晶體M2和第三電晶體M3會構成一個相當於邏輯反或(NOR)閘的電路,因為唯有電晶體M2、M3的至少之一導通時,才會令箝制信號為低電位。當然,在其他實施例中,也可用其他能發揮邏輯反或(NOR)閘功用的電路來取代。It should be noted that the second transistor M2 and the third transistor M3 form a circuit equivalent to a logical inverse (NOR) gate, because only at least one of the transistors M2 and M3 is turned on, the clamp is clamped. The signal is low. Of course, in other embodiments, other circuits that can perform a logical inverse (NOR) gate function can be used instead.

綜上所述,本發明電源供應器100藉由智慧型箝制電路7能夠縮短警告時間T4長度且降低負載大小的影響,更能夠在監控裝置5重置後確保電源供應器100順利進行重新開機的程序,故確實能達成本發明之目的。In summary, the power supply device 100 of the present invention can shorten the length of the warning time T4 and reduce the influence of the load size by the smart clamp circuit 7, and can ensure that the power supply 100 is successfully restarted after the reset of the monitoring device 5. The program is indeed capable of achieving the object of the present invention.

惟以上所述者,僅為本發明之較佳實施例而已,當不能以此限定本發明實施之範圍,即大凡依本發明申請專利範圍及發明說明內容所作之簡單的等效變化與修飾,皆仍屬本發明專利涵蓋之範圍內。The above is only the preferred embodiment of the present invention, and the scope of the invention is not limited thereto, that is, the simple equivalent changes and modifications made by the scope of the invention and the description of the invention are All remain within the scope of the invention patent.

100...電源供應器100. . . Power Supplier

200...被動裝置200. . . Passive device

1...電壓產生裝置1. . . Voltage generating device

2...第一光耦合器2. . . First optocoupler

21...一次側單元twenty one. . . Primary side unit

22...二次側單元twenty two. . . Secondary side unit

3...第一電阻3. . . First resistance

4...第二電阻4. . . Second resistance

5...監控裝置5. . . Monitoring device

6...控制裝置6. . . Control device

7...智慧型箝制電路7. . . Smart clamp circuit

71...轉換裝置71. . . Conversion device

711...全橋整流器711. . . Full bridge rectifier

712...濾波穩壓器712. . . Filter regulator

72...開關切換器72. . . Switch switcher

73...第二光耦合器73. . . Second optocoupler

731...一次側單元731. . . Primary side unit

732...二次側單元732. . . Secondary side unit

74...偵測器74. . . Detector

8...受箝制開關8. . . Clamped switch

Ca...電容Ca. . . capacitance

M1...第一電晶體M1. . . First transistor

M2...第二電晶體M2. . . Second transistor

M3...第三電晶體M3. . . Third transistor

M4...第四電晶體M4. . . Fourth transistor

Ra...電阻Ra. . . resistance

Rb...電阻Rb. . . resistance

圖1是一習知電源供應器的方塊圖;Figure 1 is a block diagram of a conventional power supply;

圖2是一時序圖,說明警告時間;Figure 2 is a timing diagram illustrating the warning time;

圖3是一時序圖,更說明關閉待機模式時間;Figure 3 is a timing diagram, further illustrating the time to turn off the standby mode;

圖4是一時序圖,說明習知重載時的警告時間;Figure 4 is a timing diagram illustrating the warning time at the time of conventional overloading;

圖5是一時序圖,說明習知輕載時的警告時間;Figure 5 is a timing chart illustrating the warning time at the time of conventional light load;

圖6是一本發明電源供應器的方塊圖;Figure 6 is a block diagram of a power supply of the present invention;

圖7是一本發明智慧型箝制電路的電路圖;Figure 7 is a circuit diagram of a smart clamp circuit of the present invention;

圖8是一時序圖,說明低工作電壓的重載警告時間;Figure 8 is a timing diagram illustrating the reload warning time of the low operating voltage;

圖9是一時序圖,說明低工作電壓的輕載警告時間;Figure 9 is a timing diagram illustrating the light load warning time of a low operating voltage;

圖10是一時序圖,說明高工作電壓的重載警告時間;及Figure 10 is a timing diagram illustrating the reload warning time of a high operating voltage;

圖11是一時序圖,說明高工作電壓的輕載警告時間。Figure 11 is a timing diagram illustrating the light load warning time for high operating voltages.

100...電源供應器100. . . Power Supplier

200...被動裝置200. . . Passive device

1...電壓產生裝置1. . . Voltage generating device

2...第一光耦合器2. . . First optocoupler

21...一次側單元twenty one. . . Primary side unit

22...二次側單元twenty two. . . Secondary side unit

3...第一電阻3. . . First resistance

4...第二電阻4. . . Second resistance

5...監控裝置5. . . Monitoring device

6...控制裝置6. . . Control device

7...智慧型箝制電路7. . . Smart clamp circuit

71...轉換裝置71. . . Conversion device

72...開關切換器72. . . Switch switcher

73...第二光耦合器73. . . Second optocoupler

74...偵測器74. . . Detector

8...受箝制開關8. . . Clamped switch

Claims (13)

一種電源供應器,適用於切換地接收一交流電壓並使一被動裝置產生一輸出電壓,包含:一監控裝置,發出一顯示該電源供應器供電情形的供電良好信號;一智慧型箝制電路,基於該交流電壓和該供電良好信號輸出一箝制信號;一受箝制開關,受該箝制信號控制而切換於一導通狀態和一截止狀態間;及一第一光耦合器,受該受箝制開關控制來決定該被動裝置的輸出電壓;當該電源供應器從一開機模式進入一停機模式時,會切換為停止接收該交流電壓且該供電良好信號會由高電位轉為低電位,該箝制信號便由低電位轉為高電位並促使該受箝制開關截止,該第一光耦合器因而截止並在該供電良好信號轉為低電位一段警告時間之後令該輸出電壓為低電位。A power supply device adapted to switchably receive an AC voltage and cause a passive device to generate an output voltage, comprising: a monitoring device that sends a good signal indicating the power supply of the power supply; and a smart clamp circuit based on The AC voltage and the power good signal output a clamp signal; a clamped switch is controlled by the clamp signal to switch between an on state and an off state; and a first optocoupler is controlled by the clamped switch Determining the output voltage of the passive device; when the power supply enters a shutdown mode from a power-on mode, it switches to stop receiving the AC voltage and the power good signal changes from a high potential to a low potential, and the clamp signal is The low potential turns to a high potential and causes the clamped switch to turn off, the first optical coupler thus turning off and causing the output voltage to be low after the power good signal turns to a low potential for a warning time. 依據申請專利範圍第1項所述之電源供應器,更包含一電壓產生裝置,根據該交流電壓產生一待機電壓,其中,該智慧型箝制電路包括:一開關切換器,受該交流電壓控制而切換於一導通狀態和一截止狀態間;一傳壓單元,受該開關切換器控制而根據該待機電壓傳送出一耦合電壓;及一偵測器,基於該耦合電壓和該供電良好信號輸出該箝制信號;當該電源供應器從該開機模式進入該停機模式時,該開關切換器截止造成該傳壓單元送出的耦合電壓為低電位,且該供電良好信號會因為進入該停機模式而處於低電位,該箝制信號因此轉為高電位並促使該受箝制開關截止。The power supply device of claim 1, further comprising a voltage generating device for generating a standby voltage according to the alternating voltage, wherein the smart clamp circuit comprises: a switch switch controlled by the alternating current voltage Switching between a conducting state and an off state; a voltage transmitting unit controlled by the switching switch to transmit a coupling voltage according to the standby voltage; and a detector outputting the signal based on the coupling voltage and the power good signal Clamping a signal; when the power supply enters the shutdown mode from the power-on mode, the switching switch is turned off to cause the coupling voltage sent by the voltage transmitting unit to be low, and the power good signal is low because entering the shutdown mode At the potential, the clamp signal thus turns to a high potential and causes the clamped switch to be turned off. 依據申請專利範圍第2項所述之電源供應器,其中,該偵測器更輸出一優先信號,當該優先信號為低電位時會強迫該被動裝置的輸出電壓呈現低電位。The power supply device of claim 2, wherein the detector further outputs a priority signal, and when the priority signal is low, the output voltage of the passive device is forced to be low. 依據申請專利範圍第1項所述之電源供應器,其中,該受箝制開關會輸出一監控用電壓;當該電源供應器從該停機模式進入該開機模式,該受箝制開關由截止狀態切換到導通狀態,且該監控用電壓由低電位轉為高電位,該第一光耦合器進而根據一工作電壓來改變該被動裝置的輸出電壓。The power supply device of claim 1, wherein the clamped switch outputs a monitoring voltage; when the power supply enters the power-on mode from the shutdown mode, the clamped switch is switched from an off state to an off state. The conduction state, and the monitoring voltage is changed from a low potential to a high potential, and the first optical coupler further changes an output voltage of the passive device according to an operating voltage. 依據申請專利範圍第2項所述之電源供應器,其中,該監控裝置受一外部控制而更發出一失誤保護信號,且該偵測器具有一第一電晶體、一第二電晶體及一第三電晶體;該第一電晶體根據該耦合電壓與該失誤保護信號來決定該第二電晶體的導通狀態,且該第三電晶體會受該供電良好信號控制來決定導通狀態;當該第二電晶體與該第三電晶體的其中至少一個導通時,該箝制信號呈現低電位;當該第二電晶體與該第三電晶體均截止,該箝制信號呈現高電位。According to the power supply device of claim 2, wherein the monitoring device is further controlled by an external control, and the detector has a first transistor, a second transistor and a first a third transistor; the first transistor determines an on state of the second transistor according to the coupling voltage and the error protection signal, and the third transistor is controlled by the power good signal to determine a conduction state; When the at least one of the second transistor and the third transistor are turned on, the clamp signal exhibits a low potential; when both the second transistor and the third transistor are turned off, the clamp signal exhibits a high potential. 依據申請專利範圍第3項所述之電源供應器,其中,該監控裝置受一外部控制而更發出一失誤保護信號,且該偵測器具有一第一電晶體、一第二電晶體、一第三電晶體及一第四電晶體;該第一電晶體根據該耦合電壓與該失誤保護信號來決定該第二電晶體的導通狀態,且該第三電晶體會受該供電良好信號控制來決定導通狀態,而該第二電晶體與該第三電晶體的導通狀態會決定該第四電晶體的導通狀態;當該第二電晶體與該第三電晶體的其中之一導通,該第四電晶體會截止而輸出高電位的該優先信號;當該第二電晶體與該第三電晶體均截止,該第四電晶體會因導通而輸出低電位的該優先信號。The power supply device of claim 3, wherein the monitoring device is further controlled by an external control and has a fault protection signal, and the detector has a first transistor, a second transistor, and a first a third transistor and a fourth transistor; the first transistor determines an on state of the second transistor according to the coupling voltage and the error protection signal, and the third transistor is controlled by the power good signal a conducting state, wherein a conductive state of the second transistor and the third transistor determines an on state of the fourth transistor; and when the second transistor is in conduction with one of the third transistors, the fourth The transistor will turn off and output the high potential signal; when the second transistor and the third transistor are both turned off, the fourth transistor outputs a low potential signal due to conduction. 依據申請專利範圍第2項所述之電源供應器,其中,該電壓產生裝置更根據該交流電壓產生一工作電壓;該偵測器只有在該耦合電壓和該供電良好信號均為高電位時才會輸出低電位的該箝制信號,此時該受箝制開關導通而使該第一光耦合器根據該工作電壓來改變該輸出電壓為高電位。The power supply device of claim 2, wherein the voltage generating device generates an operating voltage according to the alternating voltage; the detector only when the coupling voltage and the power good signal are high. The clamp signal of the low potential is output, and the clamped switch is turned on to cause the first optical coupler to change the output voltage to a high potential according to the operating voltage. 一種智慧型箝制電路,適用於設置在一電源供應器中,並切換地接收一交流電壓以控制一受箝制開關,包括:一開關切換器,受該交流電壓控制而切換於一導通狀態和一截止狀態間;一傳壓單元,受該開關切換器控制而根據一產生自該交流電壓的待機電壓傳送出一耦合電壓;及一偵測器,基於該耦合電壓和一供電良好信號來控制該受箝制開關;當該電源供應器從一開機模式進入一停機模式時,會切換為停止接收該交流電壓,該開關切換器便由導通切換為截止並造成該傳壓單元送出的耦合電壓為低電位,且該供電良好信號會因為進入該停機模式而處於低電位,該偵測器因此截止該受箝制開關。 A smart clamp circuit adapted to be disposed in a power supply and switchably receiving an AC voltage to control a clamped switch, comprising: a switch switch controlled by the AC voltage to switch to a conducting state and a An off-voltage unit is controlled by the switch switch to transmit a coupling voltage according to a standby voltage generated from the AC voltage; and a detector for controlling the signal based on the coupling voltage and a power good signal The clamped switch; when the power supply enters a stop mode from a power-on mode, it switches to stop receiving the AC voltage, and the switch switch is switched from on to off and causes the coupling voltage sent by the pressure transmitting unit to be low. The potential, and the power good signal will be at a low potential due to entering the shutdown mode, and the detector thus turns off the clamped switch. 依據申請專利範圍第8項所述之箝制電路,更適用於控制一被動裝置,其中,該偵測器更輸出一優先信號,當該優先信號為低電位時會強迫該被動裝置的輸出電壓呈現低電位。 The clamp circuit according to claim 8 is more suitable for controlling a passive device, wherein the detector further outputs a priority signal, and when the priority signal is low, the output voltage of the passive device is forced to be presented. Low potential. 依據申請專利範圍第8項所述之箝制電路,更適用於電連接一被動裝置,且該電源供應器包含一個耦接該被動裝置的第一光耦合器,而該受箝制開關會輸出一監控用電壓,其中,當該電源供應器從該停機模式進入該開機模式,該偵測器使該受箝制開關由截止狀態切換到導通狀態,且該監控用電壓由低電位轉為高電位,該第一光耦合器進而根據一產生自該交流電壓的工作電壓來改變該被動裝置的輸出電壓。 The clamp circuit according to claim 8 is more suitable for electrically connecting a passive device, and the power supply comprises a first optical coupler coupled to the passive device, and the clamped switch outputs a monitoring Using a voltage, wherein when the power supply enters the power-on mode from the shutdown mode, the detector switches the clamped switch from an off state to an on state, and the monitoring voltage is changed from a low level to a high level, The first optocoupler in turn varies the output voltage of the passive device based on an operating voltage generated from the alternating voltage. 依據申請專利範圍第8項所述之箝制電路,更適用於接 收一失誤保護信號,其中,該偵測器具有一第一電晶體、一第二電晶體及一第三電晶體;該第一電晶體根據該耦合電壓與該失誤保護信號來決定該第二電晶體的導通狀態,且該第三電晶體會受該供電良好信號控制來決定導通狀態;當該第二電晶體與該第三電晶體的其中至少一個導通時,該受箝制關關導通;當該第二電晶體與該第三電晶體均截止,該受箝制關關截止。 The clamp circuit according to item 8 of the patent application scope is more suitable for picking up Receiving a fault protection signal, wherein the detector has a first transistor, a second transistor, and a third transistor; the first transistor determines the second power according to the coupling voltage and the error protection signal a conducting state of the crystal, and the third transistor is controlled by the power good signal to determine an on state; when the second transistor is electrically connected to at least one of the third transistor, the clamped off is turned on; The second transistor and the third transistor are both turned off, and the clamped off is turned off. 依據申請專利範圍第9項所述之箝制電路,更適用於接收一失誤保護信號,其中,該偵測器具有一第一電晶體、一第二電晶體、一第三電晶體及一第四電晶體;該第一電晶體根據該耦合電壓與該失誤保護信號來決定該第二電晶體的導通狀態,且該第三電晶體會受該供電良好信號控制來決定導通狀態,而該第二電晶體與該第三電晶體的導通狀態會決定該第四電晶體的導通狀態;當該第二電晶體與該第三電晶體的其中之一導通,該第四電晶體會截止而輸出高電位的該優先信號;當該第二電晶體與該第三電晶體均截止,該第四電晶體會因導通而輸出低電位的該優先信號。 The clamp circuit according to claim 9 is more suitable for receiving a fault protection signal, wherein the detector has a first transistor, a second transistor, a third transistor and a fourth battery. a crystal; the first transistor determines an on state of the second transistor according to the coupling voltage and the error protection signal, and the third transistor is controlled by the power good signal to determine an on state, and the second transistor The conduction state of the crystal and the third transistor determines an on state of the fourth transistor; when the second transistor is in conduction with one of the third transistors, the fourth transistor is turned off and a high potential is output The priority signal; when the second transistor and the third transistor are both turned off, the fourth transistor outputs a low potential of the priority signal due to conduction. 依據申請專利範圍第8項所述之箝制電路,其中,該偵測器只有在該耦合電壓和該供電良好信號均為高電位時才會導通該受箝制開關。 The clamp circuit of claim 8, wherein the detector turns on the clamped switch only when the coupling voltage and the power good signal are both high.
TW98101212A 2009-01-14 2009-01-14 Intelligent clamping circuit and power supply with this clamping circuit TWI398758B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW98101212A TWI398758B (en) 2009-01-14 2009-01-14 Intelligent clamping circuit and power supply with this clamping circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW98101212A TWI398758B (en) 2009-01-14 2009-01-14 Intelligent clamping circuit and power supply with this clamping circuit

Publications (2)

Publication Number Publication Date
TW201027317A TW201027317A (en) 2010-07-16
TWI398758B true TWI398758B (en) 2013-06-11

Family

ID=44853150

Family Applications (1)

Application Number Title Priority Date Filing Date
TW98101212A TWI398758B (en) 2009-01-14 2009-01-14 Intelligent clamping circuit and power supply with this clamping circuit

Country Status (1)

Country Link
TW (1) TWI398758B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110764397B (en) * 2018-07-26 2021-07-23 青岛海信移动通信技术股份有限公司 A smart watch and mode switching method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028755A (en) * 1995-08-11 2000-02-22 Fujitsu Limited DC-to-DC converter capable of preventing overvoltages
TW200516836A (en) * 2003-11-03 2005-05-16 Grand Power Sources Inc Power supply to provide power output with stable process control
CN1797279A (en) * 2004-12-25 2006-07-05 鸿富锦精密工业(深圳)有限公司 Circuit for generating source voltage
US7095215B2 (en) * 2004-06-04 2006-08-22 Astec International Limited Real-time voltage detection and protection circuit for PFC boost converters

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6028755A (en) * 1995-08-11 2000-02-22 Fujitsu Limited DC-to-DC converter capable of preventing overvoltages
TW200516836A (en) * 2003-11-03 2005-05-16 Grand Power Sources Inc Power supply to provide power output with stable process control
US7095215B2 (en) * 2004-06-04 2006-08-22 Astec International Limited Real-time voltage detection and protection circuit for PFC boost converters
CN1797279A (en) * 2004-12-25 2006-07-05 鸿富锦精密工业(深圳)有限公司 Circuit for generating source voltage

Also Published As

Publication number Publication date
TW201027317A (en) 2010-07-16

Similar Documents

Publication Publication Date Title
CN102890235B (en) A kind of fault detection method and device
CN110244830B (en) Control circuit for hard disk power-on and control method thereof
WO2016169140A1 (en) Circuit, method and apparatus for usb interface sharing
CN103905756B (en) Television set failure processing device and television set
CN103094980B (en) Backup power control system
CN104135691B (en) MCU reset control circuits and television set
TW201606513A (en) Display system and display device and TV stick
CN104615063A (en) Power management system and method
CN111864885A (en) A hard disk power supply control device and method
US10162695B2 (en) Information processing apparatus and fault diagnosis method
CN108243358A (en) Pluggable business board
TWI398758B (en) Intelligent clamping circuit and power supply with this clamping circuit
TW201616771A (en) Power adapter and electronic system using the same
CN109032318A (en) A kind of power monitoring system and storage server system
CN203616604U (en) A startup and shutdown control circuit and an electronic device
EP2720356B1 (en) Power supply system and power control circuit thereof
TWI464414B (en) A light load current detection system
TWI668563B (en) Data storage determining device
CN101777837B (en) Intelligent clamped circuit and power supply comprising same
CN104181380A (en) Light load current detection system
CN104345850B (en) Intelligent automatic boot device
JP6036229B2 (en) Battery control device, battery control method, and program
WO2024093604A1 (en) Feedback (fb)-signal-based two-stage interaction method used in two-stage switch power source
CN103219790A (en) Dual-power supply system and dual-power controller
TW201249044A (en) Power protecting circuit

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees