[go: up one dir, main page]

TWI390592B - Method and apparatus for ashing a substrate using carbon dioxide - Google Patents

Method and apparatus for ashing a substrate using carbon dioxide Download PDF

Info

Publication number
TWI390592B
TWI390592B TW096147204A TW96147204A TWI390592B TW I390592 B TWI390592 B TW I390592B TW 096147204 A TW096147204 A TW 096147204A TW 96147204 A TW96147204 A TW 96147204A TW I390592 B TWI390592 B TW I390592B
Authority
TW
Taiwan
Prior art keywords
substrate
gas
plasma
dielectric layer
processing system
Prior art date
Application number
TW096147204A
Other languages
Chinese (zh)
Other versions
TW200841380A (en
Inventor
Vaidyanathan Balasubramaniam
Masaru Nishino
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200841380A publication Critical patent/TW200841380A/en
Application granted granted Critical
Publication of TWI390592B publication Critical patent/TWI390592B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31127Etching organic layers
    • H01L21/31133Etching organic layers by chemical means
    • H01L21/31138Etching organic layers by chemical means by dry-etching
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26Processing photosensitive materials; Apparatus therefor
    • G03F7/42Stripping or agents therefor
    • G03F7/427Stripping or agents therefor using plasma means only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/0206Cleaning during device manufacture during, before or after processing of insulating layers
    • H01L21/02063Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)

Description

利用二氧化碳以進行基板灰化之方法及裝置Method and apparatus for utilizing carbon dioxide for substrate ashing

本發明係關於一種自基板移除殘餘物的方法及裝置。The present invention relates to a method and apparatus for removing residue from a substrate.

在半導體處理期間,(乾)電漿蝕刻處理可用於去除或蝕刻掉沿著微細線路的材料或圖案化在矽基板之上的介層孔或接觸孔中的材料。電漿蝕刻處理通常包括使用可完全覆蓋的已圖案化之保護層,例如光阻層,定位處理室之中的半導體基板。一旦基板定位在處理室之中後,立即將具有預設流量之可離子化且分離的氣體混合物導入處理室之中,同時節流真空泵而達到大氣處理壓力。之後,當所存在之一定比例的氣體物種被已加熱之電子離子化時,即形成電漿,其中上述電子係藉由電感型或電容型射頻(RF)功率的轉移而加熱,或利用微波功率而加熱,例如,電子迴旋共振器(ECR)。又,已加熱之電子用以分離大氣之氣體物種中的某些物種且產生適用於露出表面的蝕刻化學物質之反應物種。一旦形成電漿之後,則利用電漿蝕刻基板上的選定表面。調整處理而使其達到適當的條件,包括期望之反應物的適當濃度與用以在基板的選定區域中蝕刻出各種特徵(例如,溝槽、介層孔、接觸孔等等)的離子量。能進行蝕刻的此種基板材料必須為二氧化矽(SiO2 )、低介電常數(即低k)介電材料、多晶矽與氮化矽。一旦利用如乾電漿蝕刻來將該圖案自圖案化光阻層轉移到底下的介電層後,剩餘的光阻層及後蝕刻殘餘物可經由灰化(或剝除)處理而移除。例如,在習知灰化處理中,讓具有剩餘光阻層的基板暴露於氧電漿中,藉由雙原子氧(O2 )的導入及其離子化/分離而形成該氧電漿。During semiconductor processing, a (dry) plasma etch process can be used to remove or etch away material along the fine lines or material in the via holes or contact holes patterned over the germanium substrate. Plasma etching processes typically involve the use of a fully covered patterned protective layer, such as a photoresist layer, to position the semiconductor substrate within the processing chamber. Once the substrate is positioned in the processing chamber, an ionizable and separated gas mixture having a predetermined flow rate is immediately introduced into the processing chamber while the vacuum pump is throttled to achieve atmospheric processing pressure. Thereafter, when a certain proportion of the gas species present is ionized by the heated electrons, the plasma is formed, wherein the electrons are heated by transfer of inductive or capacitive radio frequency (RF) power, or microwave power is utilized. And heating, for example, an electron cyclotron resonator (ECR). Again, the heated electrons are used to separate certain species of the gaseous species of the atmosphere and produce reactive species suitable for the etch chemistry that exposes the surface. Once the plasma is formed, the selected surface on the substrate is etched using the plasma. The process is adjusted to the appropriate conditions, including the appropriate concentration of the desired reactants and the amount of ions used to etch various features (e.g., trenches, vias, contact holes, etc.) in selected regions of the substrate. Such a substrate material that can be etched must be cerium oxide (SiO 2 ), a low dielectric constant (ie, low-k) dielectric material, polycrystalline germanium, and tantalum nitride. Once the pattern is transferred from the patterned photoresist layer to the underlying dielectric layer using, for example, dry plasma etching, the remaining photoresist layer and post-etch residue can be removed by ashing (or stripping) processing. For example, in a conventional ashing process, a substrate having a residual photoresist layer is exposed to an oxygen plasma, and the oxygen plasma is formed by introduction of diatomic oxygen (O 2 ) and ionization/separation thereof.

本發明係關於一種利用電漿灰化處理而將基板上的殘餘物移除之方法。該電漿灰化處理利用包含二氧化碳的處理氣體。此外, 該處理氣體可包含如烴氣之鈍化氣體。The present invention relates to a method of removing residues on a substrate by plasma ashing. The plasma ashing process utilizes a process gas comprising carbon dioxide. In addition, The process gas may comprise a passivating gas such as a hydrocarbon gas.

根據一實施例,說明一種自基板移除殘餘物的方法及具有引起電腦系統來控制殘餘物移除處理之程式指令的電腦可讀取媒體,其包含:將該基板配置於一電漿處理系統中,該基板具有形成於其上的一介電層及覆蓋該介電層的一遮罩層,其中該遮罩層包含形成於其中之一圖案,並且由於一用以將該遮罩層中之該圖案轉移到該介電層的蝕刻處理,該介電層包含形成於其中之一圖案;將包含二氧化碳(CO2 )之一處理氣體導入;於該電漿處理系統中,從該處理氣體形成一電漿;及利用該電漿自該基板移除該遮罩層。In accordance with an embodiment, a method of removing residue from a substrate and a computer readable medium having program instructions for causing a computer system to control residue removal processing includes: arranging the substrate in a plasma processing system The substrate has a dielectric layer formed thereon and a mask layer covering the dielectric layer, wherein the mask layer comprises a pattern formed in one of the mask layers, and The pattern is transferred to an etching process of the dielectric layer, the dielectric layer comprising a pattern formed therein; a process gas containing one of carbon dioxide (CO 2 ) is introduced; in the plasma processing system, from the process gas Forming a plasma; and removing the mask layer from the substrate using the plasma.

根據另一實施例,說明一種自一基板移除光阻的電漿處理系統,其包含:一電漿處理室,用以促進一處理氣體形成電漿;及一控制器,連接於該電漿處理室且用以執行一處理配方,該處理配方利用該處理氣體而形成一電漿,以自該基板移除該光阻,其中該處理氣體包含二氧化碳(CO2 )。According to another embodiment, a plasma processing system for removing photoresist from a substrate is provided, comprising: a plasma processing chamber for promoting a process gas to form a plasma; and a controller coupled to the plasma The processing chamber is configured to perform a processing recipe that utilizes the processing gas to form a plasma to remove the photoresist from the substrate, wherein the processing gas comprises carbon dioxide (CO 2 ).

在下列說明中,為了解釋性而非限制性之目的而提出特定細節,如電漿處理系統的特定幾何特徵以及各種過程的描述。然而,吾人應了解可將本發明施行在離開上述特定細節之其他實施例中。In the following description, specific details are set forth for purposes of explanation and not limitation, such as specific geometric features of the plasma processing system and description of various processes. However, it is to be understood that the invention may be practiced in other embodiments of the specific details described above.

在材料處理方法中,圖案蝕刻包含在基板的上表面塗佈薄層的感光材料,例如光阻,並接著圖案化此光阻,俾能提供蝕刻期間於基板上用以將此圖案轉移到底下薄膜的遮罩。感光材料的圖案化通常包括利用如微光刻系統來將感光材料暴露到電磁(EM)輻射的幾何圖案中,接著使用顯影溶劑去除照射區域之感光材料(在正型光阻的情況下)、或非照射區域之感光材料(在負型光阻的情況下)。此外,此遮罩層可包含多個次層。In the material processing method, the pattern etching comprises coating a thin layer of photosensitive material, such as a photoresist, on the upper surface of the substrate, and then patterning the photoresist, which can be used on the substrate to transfer the pattern to the bottom during etching. The mask of the film. Patterning of the photosensitive material typically involves exposing the photosensitive material to a geometric pattern of electromagnetic (EM) radiation using, for example, a microlithography system, followed by removal of the photosensitive material of the illuminated area using a developing solvent (in the case of a positive photoresist), Or a photosensitive material in the non-irradiated area (in the case of a negative photoresist). Additionally, the mask layer can include multiple sublayers.

例如,如圖1A到1C中所示,可利用包含有圖案2之感光層 3(如圖案化光阻)的遮罩,用以將特徵部圖案轉移到基板5上的薄膜4。利用如乾電漿蝕刻來將圖案2轉移到薄膜4,俾能形成特徵部6。在完成蝕刻後,立即將遮罩3移除。For example, as shown in FIGS. 1A to 1C, a photosensitive layer containing the pattern 2 can be utilized. A mask of 3 (such as a patterned photoresist) for transferring the feature pattern to the film 4 on the substrate 5. The pattern 2 can be formed by transferring the pattern 2 to the film 4 by, for example, dry plasma etching. The mask 3 is removed immediately after the etching is completed.

如上文提及,習知上藉由將遮罩暴露到含O2 氣體所形成的電漿中,可移除該遮罩。然而,本發明者已認識到此一方法會損害介電膜,特別是低k介電膜。諸如此類之損害可影響到介電質中經蝕刻之特徵部的臨界尺寸,或者可增加該介電質的介電常數。本發明者更認識到碳可使介電質及低k膜不易起化學變化,俾能極小化對此類膜的損害。因而,在一實施例中,利用包含二氧化碳(CO2 )之處理氣體來移除遮罩3。相較於O2 電漿蝕刻處理,CO2 的使用可減少對介電質的損害。在另一實施例中,利用包含二氧化碳(CO2 )及鈍化氣體之處理氣體來移除遮罩3。例如,鈍化氣體可包含烴氣(Cx Hy ),其中x、y代表大於或等於一之整數。烴氣(Cx Hy )可包含一種以上的C2 H4 、CH4 、C2 H2 、C2 H6 、C3 H4 、C3 H6 、C3 H8 、C4 H6 、C4 H8 、C4 H10 、C5 H8 、C5 H10 、C6 H6 、C6 H10 或C6 H12 ,或上述兩種以上。或者,處理氣體更包含鈍氣、如惰性氣體(即He、Ne、Ar、Kr、Xe、Rn)。甚或者,處理氣體更包含O2 、CO、NO、NO2 或N2 O或上述兩種以上的組合。As mentioned above, the mask can be removed by exposing the mask to a plasma formed by the O 2 -containing gas. However, the inventors have recognized that this method can damage dielectric films, particularly low-k dielectric films. Damage such as this can affect the critical dimension of the etched features in the dielectric or can increase the dielectric constant of the dielectric. The inventors have further recognized that carbon can make the dielectric and low-k film less susceptible to chemical changes, and can minimize damage to such films. Thus, in one embodiment, be removed by using the mask 3 (CO 2) of the process gas comprises carbon dioxide. The use of CO 2 reduces damage to the dielectric compared to the O 2 plasma etch process. In another embodiment, it comprises using a carbon dioxide (CO 2) gas and a passivation process to remove the gas mask 3. For example, the passivation gas may comprise a hydrocarbon gas (C x H y ), wherein x, y represents an integer greater than or equal to one. The hydrocarbon gas (C x H y ) may comprise more than one of C 2 H 4 , CH 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 or C 6 H 12 , or two or more of the above. Alternatively, the process gas further comprises an inert gas such as an inert gas (ie, He, Ne, Ar, Kr, Xe, Rn). Or even more, the processing gas further contains O 2 , CO, NO, NO 2 or N 2 O or a combination of two or more of the above.

根據一實施例,圖2係顯示電漿處理系統1,其包含:電漿處理室10;診斷系統12,連接於電漿處理室10;及控制器14,連接於診斷系統12及電漿處理室10。控制器14係用以執行包含上述認定化學物質(即有無Cx Hy 及/或其他氣體等之CO2 )至少其中之一的處理配方,俾能自基板移除光阻及/或其他殘餘物,例如蝕刻殘餘物。此外,控制器14係用以接收來自診斷系統12之至少一終點信號,且對該至少一終點信號進行後處理,俾能正確地決定該處理之終點。在所示的實施例中,圖2所示之電漿處理系統1利用電漿進行材料處理。電漿處理系統1包含蝕刻室及灰化室或其組合。2 shows a plasma processing system 1 comprising: a plasma processing chamber 10; a diagnostic system 12 coupled to the plasma processing chamber 10; and a controller 14 coupled to the diagnostic system 12 and plasma processing Room 10. The controller 14 is configured to perform a treatment formulation comprising at least one of the above-identified chemical substances (ie, CO 2 with or without C x H y and/or other gases, etc.), which can remove photoresist and/or other residues from the substrate. Things, such as etching residues. In addition, the controller 14 is configured to receive at least one end point signal from the diagnostic system 12 and post-process the at least one end point signal to correctly determine the end of the process. In the illustrated embodiment, the plasma processing system 1 illustrated in Figure 2 utilizes plasma for material processing. The plasma processing system 1 includes an etch chamber and an ash chamber or a combination thereof.

根據圖3中所示之實施例,電漿處理系統1a可包含:電漿處 理室10;基板支座20,供待處理之基板25固定在其上;及真空泵抽系統30。基板25可為一半導體基板、一晶圓或一液晶顯示面板。電漿處理室10可用以促進與基板25之表面相鄰之處理區15中的電漿之產生。經由氣體注入系統(未圖示)導入可離子化的氣體或氣體的混合物且調整處理壓力。例如,控制機構(未圖示)可用以節流真空泵抽系統30。電漿可用以產生預定之材料處理所需的特定材料,及/或幫助從基板25的外露表面去除材料。電漿處理系統1a可用以處理任何所欲尺寸的基板,例如200mm基板、300mm基板或更大者。According to the embodiment shown in FIG. 3, the plasma processing system 1a may comprise: a plasma station a chamber 10; a substrate holder 20 to which the substrate 25 to be processed is fixed; and a vacuum pumping system 30. The substrate 25 can be a semiconductor substrate, a wafer or a liquid crystal display panel. The plasma processing chamber 10 can be used to facilitate the generation of plasma in the processing zone 15 adjacent the surface of the substrate 25. A mixture of ionizable gas or gas is introduced via a gas injection system (not shown) and the treatment pressure is adjusted. For example, a control mechanism (not shown) may be used to throttle the vacuum pumping system 30. The plasma can be used to produce a particular material required for processing a predetermined material, and/or to help remove material from the exposed surface of the substrate 25. The plasma processing system 1a can be used to process substrates of any desired size, such as 200 mm substrates, 300 mm substrates or larger.

藉由靜電夾鉗系統將基板25固定於基板支座20。又,基板支座20更包括:含有再循環冷媒流體的冷卻系統,其可從基板支座20吸收熱量且將熱量傳遞至熱交換器系統(未圖示)、或當加熱時,將熱量從熱交換器系統傳遞到基板支座20。此外,可藉由背面氣體系統將氣體傳送到基板25的背面,俾能提高基板25與基板支座20之間的氣體-間隙的熱傳導性。當在提高或降低溫度下需要基板的溫度控制時,就可使用此種系統。例如,背側氣體系統包括兩區段的氣體分佈系統,其中氦氣的氣隙壓力在基板25的中央與邊緣之間可獨立地改變。在其他實施例中,基板支座20以及電漿處理室10與電漿處理系統1a中的任一其他元件的壁面,可具有加熱/冷卻元件,例如電阻式加熱元件、或電熱式加熱器/冷卻器。The substrate 25 is fixed to the substrate holder 20 by an electrostatic clamping system. Further, the substrate holder 20 further includes a cooling system including a recirculating refrigerant fluid that can absorb heat from the substrate holder 20 and transfer the heat to a heat exchanger system (not shown) or, when heated, from the heat The heat exchanger system is transferred to the substrate support 20. Further, the gas can be transferred to the back surface of the substrate 25 by the back gas system, and the heat conductivity of the gas-gap between the substrate 25 and the substrate holder 20 can be improved. Such a system can be used when temperature control of the substrate is required at elevated or lowered temperatures. For example, the backside gas system includes a two-section gas distribution system in which the air gap pressure of the helium gas can be independently varied between the center and the edge of the substrate 25. In other embodiments, the substrate support 20 and the wall of the plasma processing chamber 10 and any other component of the plasma processing system 1a may have heating/cooling elements, such as resistive heating elements, or electrothermal heaters. Cooler.

在圖3所示的實施例中,基板支座20包括電極,而RF功率可經由此電極連接於處理空間15之中的處理電漿。例如,藉由從RF產生器40通過阻抗匹配網路50而傳遞至基板支座20的RF功率以使基板支座20在RF電壓時為電性偏壓。RF偏壓係用以加熱電子而形成並保持電漿。在此結構中,系統係如同反應性離子蝕刻(RIE)反應器之操作,其中處理室與上部氣體注入電極係當作接地面。通常,RF偏壓的頻率範圍從約0.1MHz到約100MHz。電漿處理所需的RF系統已為熟悉本項技藝人士所熟知。In the embodiment shown in FIG. 3, the substrate support 20 includes electrodes through which RF power can be coupled to the processing plasma in the processing space 15. For example, the RF power delivered to the substrate support 20 from the RF generator 40 through the impedance matching network 50 is such that the substrate support 20 is electrically biased at the RF voltage. The RF bias is used to heat electrons to form and maintain the plasma. In this configuration, the system operates as a reactive ion etching (RIE) reactor in which the processing chamber and the upper gas injection electrode system act as a ground plane. Typically, the frequency of the RF bias ranges from about 0.1 MHz to about 100 MHz. The RF systems required for plasma processing are well known to those skilled in the art.

或者,在多個頻率下對基板支座電極施以RF功率。又,藉由 降低反射之功率而使阻抗匹配網路50用以提高轉移到電漿處理室10之中的電漿之RF功率。匹配網路型態(例如L型、π型、T型等等)與自動控制方法為熟悉本項技藝者所熟知。Alternatively, the substrate support electrodes are subjected to RF power at a plurality of frequencies. Again, by The power of the reflection is reduced to cause the impedance matching network 50 to increase the RF power of the plasma transferred into the plasma processing chamber 10. Matching network types (e.g., L-type, π-type, T-type, etc.) and automatic control methods are well known to those skilled in the art.

再者,電漿處理系統1a包含一氣體注入系統(未顯示),用以將處理氣體導入處理區15。氣體注入系統包含位於基板上方的噴淋頭氣體注入系統,其係為熟悉真空處理之技藝者所熟知。或者,氣體注入系統包含多區段氣體注入系統。例如,氣體注入系統包含:第一組氣體注入孔,連接於一氣體供給系統且用以將處理氣體導入基板上方實質上中央區域;及第二組氣體注入孔,連接於一氣體供給系統且用以將處理氣體導入基板上方實質上周圍區域。Further, the plasma processing system 1a includes a gas injection system (not shown) for introducing the process gas into the processing zone 15. The gas injection system includes a showerhead gas injection system located above the substrate, which is well known to those skilled in the art of vacuum processing. Alternatively, the gas injection system comprises a multi-segment gas injection system. For example, the gas injection system includes: a first group of gas injection holes connected to a gas supply system for introducing a process gas into a substantially central region above the substrate; and a second group of gas injection holes connected to a gas supply system and used The process gas is introduced into a substantially surrounding area above the substrate.

真空泵抽系統30包括:抽真空速度能夠到達每秒約5000公升(及更大)的渦輪式分子真空泵(TMP)與用以節流處理室壓力的閘閥。在乾電漿蝕刻用之習知電漿處理裝置中,通常採用每秒1000至3000公升的TMP。TMPs適用於低壓處理,典型上低於約50mTorr的情況。在高壓處理(即大於約100mTorr)的情況時,則使用機械式增壓泵及乾式概略泵。又,使監視處理室壓力用之裝置(未圖示)連接於電漿處理室10。壓力測量裝置為,例如MKS儀器公司(馬里蘭州安德瓦市)所販售的628B型巴拉德隆電容式絕對壓力計。The vacuum pumping system 30 includes a turbomolecular vacuum pump (TMP) capable of reaching a vacuum rate of about 5000 liters per second (and larger) and a gate valve for throttling the chamber pressure. In the conventional plasma processing apparatus for dry plasma etching, TMP of 1000 to 3000 liters per second is usually employed. TMPs are suitable for low pressure processing, typically below about 50 mTorr. In the case of high pressure treatment (i.e., greater than about 100 mTorr), a mechanical booster pump and a dry schematic pump are used. Further, a device (not shown) for monitoring the pressure in the processing chamber is connected to the plasma processing chamber 10. The pressure measuring device is, for example, a Model 628B Ballardon Capacitive Absolute Pressure Gauge sold by MKS Instruments, Inc. (Andwa, Maryland).

控制器14包含微處理器、記憶體及數位I/O埠,其不僅能夠監測來自電漿處理系統1a的輸出,更能夠產生足以傳達並引起輸入到電漿處理系統1a的控制電壓。又,控制器14不僅連接於背面氣體輸送系統(未圖示)、基板/基板基座溫度量測系統(未圖示)、及/或靜電夾鉗系統(未圖示)並與其交換資訊,更連接於RF產生器40、阻抗匹配網路50、氣體注入系統(未圖示)、真空泵抽系統30並與其交換資訊。例如,儲存於記憶體之中的程式係根據處理配方而引起輸入到電漿處理系統1a之前述元件的輸入,俾能進行自基板去除光阻的方法。控制器14的一實例為美國德州奧斯汀市之 戴爾公司的戴爾精密工作站610TMThe controller 14 includes a microprocessor, a memory, and a digital I/O port that is capable of not only monitoring the output from the plasma processing system 1a, but is also capable of generating a control voltage sufficient to communicate and cause input to the plasma processing system 1a. Further, the controller 14 is connected not only to the back surface gas delivery system (not shown), the substrate/substrate pedestal temperature measurement system (not shown), and/or the electrostatic clamp system (not shown), but also exchanges information with it. It is further connected to and exchanges information with the RF generator 40, the impedance matching network 50, the gas injection system (not shown), and the vacuum pumping system 30. For example, the program stored in the memory causes the input of the aforementioned components input to the plasma processing system 1a according to the processing recipe, and the method of removing the photoresist from the substrate can be performed. An example of controller 14 is the Dell Precision Workstation 610 (TM) from Dell Corporation of Austin, Texas.

可將控制器14設置在相對於電漿處理系統1a的現場,或可將其設置在相對於電漿處理系統1a的遠端。例如,使用直接連線、內部網路及網際網路至少其中一種,而使控制器14能夠與電漿處理系統1a交換資料。例如,在用戶處(及裝置製造廠等等)使控制器14連接於內部網路;或,例如,在供應商處(及設備製造商)使其連接於內部網路。此外,例如控制器14可連接於網際網路。又,例如,另一電腦(即控制器、伺服器等等)可經由直接連線、內部網路及網際網路至少其中一種而存取控制器14,俾能交換資料。The controller 14 may be disposed at a site relative to the plasma processing system 1a, or may be disposed at a distal end relative to the plasma processing system 1a. For example, the controller 14 can be exchanged with the plasma processing system 1a using at least one of a direct connection, an internal network, and an internet. For example, the controller 14 is connected to the internal network at the user (and device manufacturer, etc.); or, for example, at the supplier (and device manufacturer) to connect to the internal network. Additionally, for example, controller 14 can be connected to the internet. Also, for example, another computer (i.e., controller, server, etc.) can access the controller 14 via at least one of a direct connection, an internal network, and the Internet to exchange data.

診斷系統12包括光學診斷子系統(未圖示)。光學診斷子系統包含如(矽)光電二極體或光電倍增管(PMT)等用以測量電漿所發出之光線強度的偵測器。診斷系統12更包括濾光器,例如窄頻干涉濾光器。在另一實施例中,診斷系統12包括直線型CCD(電荷連接裝置)、CID(電荷注入裝置)陣列及例如光柵或稜鏡等分光裝置的至少一個。此外,診斷系統12具有用以測量特定波長之光線的單色儀(例如光柵/偵測器系統)、或用以測量光譜的分光鏡(例如旋轉式光柵),例如美國專利第5888337號所述之裝置,在此其全部內容併入作為參考。The diagnostic system 12 includes an optical diagnostic subsystem (not shown). The optical diagnostic subsystem includes a detector such as a (photo) photodiode or a photomultiplier tube (PMT) for measuring the intensity of light emitted by the plasma. The diagnostic system 12 further includes a filter, such as a narrowband interference filter. In another embodiment, the diagnostic system 12 includes at least one of a linear CCD (charge coupled device), a CID (charge injection device) array, and a beam splitting device such as a grating or a chirp. In addition, the diagnostic system 12 has a monochromator (eg, a raster/detector system) to measure light at a particular wavelength, or a beam splitter (eg, a rotary grating) to measure the spectrum, such as described in US Pat. No. 5,888,337. The device is hereby incorporated by reference in its entirety.

診斷系統12包括例如來自尖峰感測器系統或維樂帝儀器公司的高解析度發射光譜(OES)感測器。此種OES感測器具有跨越紫外光(UV)、可見光(VIS)及近紅外光(NIR)光譜的寬譜。解析度約1.4埃,亦即此種感測器能夠收集240至1000nm之間的5550種波長。OES感測器可配備高感度的小型光纖UV-VIS-NIR分光計,並接著與2048像素之直線型CCD陣列整合成一體。The diagnostic system 12 includes, for example, a high resolution emission spectroscopy (OES) sensor from a spike sensor system or Villedy Instruments. Such OES sensors have a broad spectrum across the ultraviolet (UV), visible (VIS) and near infrared (NIR) spectra. The resolution is about 1.4 angstroms, which means that the sensor is capable of collecting 5,550 wavelengths between 240 and 1000 nm. The OES sensor can be equipped with a high-sensitivity small fiber UV-VIS-NIR spectrometer and then integrated into a 2048-pixel linear CCD array.

分光計接收經由單一或成捆之光纖傳遞而來的光線,其中光纖所輸出之光線係跨越具有固定之光柵的直線型CCD陣列而色散。類似於上述結構,穿過光學真空窗孔的光線係經由凸球面鏡而聚焦在光纖的輸入端之上。三個調整成各用於特定光譜範圍(UV、VIS及NIR)的分光計係構成處理室所需的感測器。各分光 計包含獨立的A/D轉換器。近年來,依據感測器的用途,每0.1至1.0秒可記錄一個完整的發射頻譜。The spectrometer receives light transmitted through a single or bundle of optical fibers, wherein the light output by the optical fibers is dispersed across a linear CCD array having a fixed grating. Similar to the above structure, light passing through the optical vacuum window is focused over the input end of the fiber via a convex spherical mirror. Three spectrometers, each adjusted for a specific spectral range (UV, VIS, and NIR), constitute the sensors required for the processing chamber. Split light The meter includes a separate A/D converter. In recent years, a complete emission spectrum can be recorded every 0.1 to 1.0 seconds depending on the purpose of the sensor.

在圖4所示之實施例中,電漿處理系統1b類似於圖3之實施例且除了參考圖3所述的元件之外,更包含固定、或機械性或電性旋轉的磁場系統60,俾能潛在地提高電漿密度及/或改善電漿處理一致性。此外,控制器14係連接於磁場系統60,俾能調整旋轉速度及磁場強度。旋轉磁場的設計與實施為熟悉本項技藝者所熟知。In the embodiment shown in FIG. 4, the plasma processing system 1b is similar to the embodiment of FIG. 3 and includes, in addition to the elements described with reference to FIG. 3, a magnetic field system 60 that is fixed, or mechanically or electrically rotated,俾 can potentially increase plasma density and / or improve plasma processing consistency. In addition, the controller 14 is coupled to the magnetic field system 60 to adjust the rotational speed and magnetic field strength. The design and implementation of a rotating magnetic field is well known to those skilled in the art.

在圖5所示之實施例中,電漿處理系統1c類似於圖3或圖4之實施例,且更包含上部電極70,而來自RF產生器72的RF功率係經由阻抗匹配網路74而連接於上部電極70。施加於上部電極之RF功率的頻率範圍自約0.1MHz至約200MHz。此外,施加於下部電極之功率的頻率範圍自約0.1MHz至約100MHz。又,控制器14係連接於RF產生器72與阻抗匹配網路74,俾能控制施加於上部電極70的RF功率。上部電極的設計與實施為熟悉本項技藝者所熟知。In the embodiment shown in FIG. 5, the plasma processing system 1c is similar to the embodiment of FIG. 3 or FIG. 4, and further includes an upper electrode 70, and the RF power from the RF generator 72 is via the impedance matching network 74. Connected to the upper electrode 70. The frequency of the RF power applied to the upper electrode ranges from about 0.1 MHz to about 200 MHz. Further, the frequency of the power applied to the lower electrode ranges from about 0.1 MHz to about 100 MHz. Further, the controller 14 is connected to the RF generator 72 and the impedance matching network 74 to control the RF power applied to the upper electrode 70. The design and implementation of the upper electrode is well known to those skilled in the art.

在圖6所示之實施例中,電漿處理系統1d類似於圖3、4及5之實施例,且更包含感應線圈80,而來自RF產生器82的RF功率係經由阻抗匹配網路84連接於感應線圈80。來自感應線圈80的RF功率係經由介電窗孔(未圖示)而感應性連接於電漿處理區15。施加於感應線圈80之RF功率的頻率範圍自約10MHz至約100MHz。類似地,施加於夾具電極之功率的頻率範圍自約0.1MHz至約100MHz。此外,可採用有槽的法拉第屏障(未圖示)以降低感應線圈80與電漿之間的電容連接。又,控制器14係連接於RF產生器82與阻抗匹配網路84,俾能控制施加於感應線圈80的功率。在另一實施例中,如同在變壓器連接電漿(TCP)反應器之中的情況,感應線圈80為從上方而與電漿處理區15相通的「螺旋」線圈或「盤狀」線圈。電感連接電漿(ICP)源、或變壓器連接電漿(TCP)源的設計與實施為熟悉本項技藝者所熟知。In the embodiment illustrated in FIG. 6, the plasma processing system 1d is similar to the embodiment of FIGS. 3, 4, and 5, and further includes an induction coil 80, and the RF power from the RF generator 82 is via an impedance matching network 84. Connected to the induction coil 80. The RF power from the induction coil 80 is inductively coupled to the plasma processing zone 15 via a dielectric aperture (not shown). The frequency of the RF power applied to the induction coil 80 ranges from about 10 MHz to about 100 MHz. Similarly, the frequency of the power applied to the clamp electrodes ranges from about 0.1 MHz to about 100 MHz. Additionally, a slotted Faraday barrier (not shown) may be employed to reduce the capacitive connection between the induction coil 80 and the plasma. Further, the controller 14 is coupled to the RF generator 82 and the impedance matching network 84 to control the power applied to the induction coil 80. In another embodiment, as in the case of a transformer connected plasma (TCP) reactor, the induction coil 80 is a "spiral" coil or "disc" coil that communicates with the plasma processing zone 15 from above. The design and implementation of an Inductively Connected Plasma (ICP) source, or a Transformer Connected Plasma (TCP) source, is well known to those skilled in the art.

或者,可利用電子迴旋共振器(ECR)形成電漿。在又一實施例中,可由赫利康波的射出而形成電漿。在又一實施例中,電漿可隨著傳播表面波而形成。上述各電漿源為熟悉本項技藝者所熟知。Alternatively, an electron cyclotron resonator (ECR) can be used to form the plasma. In yet another embodiment, the plasma can be formed by the ejection of the Helikon wave. In yet another embodiment, the plasma can be formed as the surface waves are propagated. Each of the above plasma sources is well known to those skilled in the art.

在下列討論中,描述一種利用電漿處理裝置自基板移除遮罩層或殘餘物或其兩者的方法。該電漿處理裝置包含各種元件,例如圖2到6中所述及其組合。In the following discussion, a method of removing a mask layer or residue from a substrate or both using a plasma processing apparatus is described. The plasma processing apparatus includes various components such as those described in Figures 2 through 6 and combinations thereof.

在一實施例中,移除步驟包含形成電漿,該電漿由包含二氧化碳之處理氣體所形成。在另一實施例中,處理氣體更包含鈍化氣體,例如烴氣(Cx Hy )。例如,一處理參數空間包含:約20至約1000 mTorr的處理室壓力;CO2 處理氣體流量的範圍,自約50至約1000 sccm;視需要Cx Hy 處理氣體流量的範圍,自約50至約1000 sccm;上部電極(如圖5中的元件70)RF偏壓的範圍,自約500至約2000 W;及下部電極(如圖5中的元件20)RF偏壓的範圍,自約10至約500 W。並且,上部電極偏壓頻率的範圍可自約0.1 MHz至約200 MHz,如約60 MHz。此外,下部電極偏壓頻率的範圍可自約0.1 MHz至約100 MHz,如約2 MHz。In one embodiment, the removing step includes forming a plasma formed from a process gas comprising carbon dioxide. In another embodiment, the process gas further comprises a passivating gas, such as a hydrocarbon gas (C x H y ). For example, a processing parameter space comprises: a process chamber pressure of from about 20 to about 1000 mTorr; a range of CO 2 process gas flow, from about 50 to about 1000 sccm; a range of C x H y process gas flow as needed, from about 50 Up to about 1000 sccm; the upper electrode (e.g., component 70 in Figure 5) RF bias range, from about 500 to about 2000 W; and the lower electrode (e.g., component 20 in Figure 5) RF bias range, 10 to about 500 W. Also, the upper electrode bias frequency can range from about 0.1 MHz to about 200 MHz, such as about 60 MHz. In addition, the lower electrode bias frequency can range from about 0.1 MHz to about 100 MHz, such as about 2 MHz.

在另一替代性實施例中,將RF功率供應至上部電極而非下部電極。在另一替代性實施例中,將RF功率供應至下部電極而非上部電極。In another alternative embodiment, RF power is supplied to the upper electrode instead of the lower electrode. In another alternative embodiment, RF power is supplied to the lower electrode instead of the upper electrode.

通常,利用實驗設計(DOE)方法可決定移除遮罩層或殘餘物或其兩者的時間。然而,亦可利用終點偵測而加以決定。終點偵測的一可能方法係為監測電漿區域所發出的一部份光譜,其指出電漿化學中的改變何時發生,該改變係由於實質上接近自基板移除光阻的結束並與底下材料膜接觸而得。例如,指出此類改變的一部份光譜包含482.5 nm(CO)的波長,且可利用光發射光譜法(OES)而加以量測。在相應於監測波長之發射位準跨越一具體指定的門檻(如下降到實質上0或增加到一特定位準之上)之後,可將一終點視為被完成。亦可使用其他提供終點資訊的波長。又,可將蝕刻時間延長到包含一過灰化時期,其中該過灰化時期構成蝕刻處理 之開始與相關終點偵測間之時間的一部份(即1至100%)。Typically, the time of removal of the mask layer or residue, or both, can be determined using a design of experiment (DOE) method. However, endpoint detection can also be used to make decisions. One possible method of endpoint detection is to monitor a portion of the spectrum emitted by the plasma region, which indicates when a change in plasma chemistry occurs due to the fact that the photoresist is substantially removed from the substrate and is underneath The material film is obtained by contact. For example, it is pointed out that a portion of the spectrum of such changes contains a wavelength of 482.5 nm (CO) and can be measured by optical emission spectroscopy (OES). After the emission level corresponding to the monitored wavelength crosses a specified threshold (eg, drops to substantially zero or increases above a particular level), an end point can be considered completed. Other wavelengths that provide endpoint information can also be used. Moreover, the etching time can be extended to include an over-ashing period, wherein the over-ashing period constitutes an etching process A portion of the time between the start of the detection and the associated endpoint detection (ie 1 to 100%).

在一範例中,描述一種移除遮罩層及後蝕刻殘餘物的方法,該方法接在用以將圖案轉移到底下介電層的乾蝕刻處理之後。介電層包含一超低介電常數(超低k或ULK)材料。例如,ULK材料包含利用電漿增強化學氣相沉積(PECVD)處理所形成的多孔SiCOH膜。利用如圖3中所述電漿處理裝置可施行移除步驟。然而,所討論的方法不限於此例示性描述的範疇內。In one example, a method of removing a mask layer and post-etching residues is described after the dry etch process to transfer the pattern to the underlying dielectric layer. The dielectric layer contains an ultra low dielectric constant (ultra low k or ULK) material. For example, the ULK material comprises a porous SiCOH film formed by plasma enhanced chemical vapor deposition (PECVD) processing. The removal step can be performed using a plasma processing apparatus as described in FIG. However, the methods discussed are not limited to the scope of this illustrative description.

如上文提及,本發明者發現相較於O2 灰化處理,於電漿灰化處理中利用CO2 可減少對介電質的損害。本發明者更已發現改變灰化處理的某些實施態樣可減少介電質中經蝕刻之特徵部的臨界尺寸偏離。表1描述在各種乾電漿灰化處理(表1中所呈現)及HF濕清洗之後,ULK膜中經蝕刻之特徵部的臨界尺寸偏離(CD偏離,以奈米單位量測,nm)。對於密集地位於ULK膜(密集ULK CD偏離)內的特徵部及並非密集地位於ULK膜(分離(Iso)ULK CD偏離)內的特徵部來說,提供位於特徵部頂端(頂端)、特徵部中間深度(中間)及特徵部底部(底部)的CD偏離。As mentioned above, the inventors have found that the use of CO 2 in the plasma ashing process can reduce the damage to the dielectric compared to the O 2 ashing process. The inventors have further discovered that certain embodiments of varying the ashing process can reduce the critical dimension deviation of the etched features in the dielectric. Table 1 describes the critical dimension deviation (CD deviation, measured in nanometers, nm) of the etched features in the ULK film after various dry plasma ashing treatments (presented in Table 1) and HF wet cleaning. For features that are densely located within the ULK film (dense ULK CD deviation) and features that are not densely located within the ULK film (isolated (Iso) ULK CD offset), provide the top (top), feature at the feature The CD depth of the middle depth (middle) and the bottom (bottom) of the feature.

如表格1說明,施行乾電漿灰化步驟之處理情況的改變,其包含改變處理壓力、偏壓RF功率及處理氣體組成。從表格1的審視中,CO2 之流量的增加可導致密集及分離特徵部(見測試樣品C0及C4)之CD偏離中的邊際減少。此外,處理壓力的減少可導致密集及分離特徵部(見測試樣品C1及C2)之CD偏離中的邊際減少。又此外,偏壓RF功率的增加可導致密集及分離特徵部(見測試樣品C1及C4)之CD偏離中的邊際減少。進一步從表格1的審視中,鈍化氣體的加入可導致密集及分離特徵部(見測試樣品C1及C8)之CD偏離中的邊際減少,該鈍化氣體包含在處理氣體組成中加入CH4 。對於測試樣品C5來說,將總處理氣體流量的90%導入基板上方實質上位於基板之中央部份處,而將總處理氣體流量剩餘的10%導入實質上接近基板的邊緣部份。以如此方式,可進一步減少密集及分離特徵部之CD偏離。As illustrated in Table 1, a change in the processing of the dry plasma ashing step is performed, which includes varying the process pressure, bias RF power, and process gas composition. CD offset from examination of Table 1, the increase in the flow rate of CO 2 can lead to the dense and isolated features (see Test samples C0 and C4) of the marginal reduction. In addition, a reduction in process pressure can result in a marginal reduction in the CD deviation of the dense and discrete features (see test samples C1 and C2). In addition, an increase in bias RF power can result in a marginal reduction in the CD deviation of the dense and discrete features (see test samples C1 and C4). CD departing from further examination of Table 1, the added passivating gas may lead to dense and isolated features (see Test Sample C1 and C8) in marginal reduction of the passivating gas contained in the process gas composition was added to CH 4. For test sample C5, 90% of the total process gas flow is directed over the substrate substantially at the central portion of the substrate, while the remaining 10% of the total process gas flow is introduced substantially close to the edge portion of the substrate. In this way, the CD deviation of the dense and discrete features can be further reduced.

仍參考表格1,測試樣品C9到C12說明在乾電漿灰化步驟之前施行前處理步驟的效果。該前處理步驟包含將基板暴露於具有烴氣(如CH4 )及鈍氣之前處理處理氣體所形成的電漿中。該鈍氣可包含如Ar之惰性氣體,或其可包含N2 。前處理步驟的使用影響密集及分離特徵部之CD偏離中的邊際減少。對於測試樣品C13來說,在乾電漿灰化步驟期間,施行烴氣及鈍氣(Ar)之導入。前處理步驟邊際地影響接在殘餘物移除步驟之後的CD偏離。Still referring to Table 1, test samples C9 through C12 illustrate the effect of performing a pre-treatment step prior to the dry plasma ashing step. The pretreatment step includes exposing the substrate to a hydrocarbon gas (e.g., CH 4) processing gas plasma formed in the gas before and blunt. The inert gas may comprise an inert gas such as Ar, or it may comprise N 2 . The use of pre-processing steps affects the marginal reduction in CD deviations of dense and discrete features. For test sample C13, introduction of hydrocarbon gas and blister gas (Ar) was performed during the dry plasma ashing step. The pre-processing step marginally affects the CD deviation following the residue removal step.

根據本發明之一實施例,圖7描述於電漿處理系統中移除基板上殘餘物之方法的流程圖。步驟400開始於將處理氣體導入電漿處理系統的步驟410,其中處理氣體包含二氧化碳(CO2 )。該處理氣體更包含鈍化氣體。例如,鈍化氣體包含烴氣(Cx Hy ),其中x、y代表大於或等於一之整數。烴氣(Cx Hy )可包含一種以上的C2 H4 、CH4 、C2 H2 、C2 H6 、C3 H4 、C3 H6 、C3 H8 、C4 H6 、C4 H8 、C4 H10 、C5 H8 、C5 H10 、C6 H6 、C6 H10 或C6 H12 ,或上述兩種以上。或者,處理氣體更包含鈍氣、如惰性氣體(即He、Ne、Ar、Kr、Xe、Rn)。甚或者,處理氣體更包含O2 、CO、NO、NO2 或N2 O或上述兩種以上的組 合。Figure 7 depicts a flow diagram of a method of removing residue from a substrate in a plasma processing system, in accordance with an embodiment of the present invention. Step 400 begins the process gas introduced into the plasma processing system of step 410, wherein the process gas comprises carbon dioxide (CO 2). The process gas further comprises a passivation gas. For example, the passivation gas comprises a hydrocarbon gas (C x H y ), wherein x, y represents an integer greater than or equal to one. The hydrocarbon gas (C x H y ) may comprise more than one of C 2 H 4 , CH 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 or C 6 H 12 , or two or more of the above. Alternatively, the process gas further comprises an inert gas such as an inert gas (ie, He, Ne, Ar, Kr, Xe, Rn). Or even more, the processing gas further contains O 2 , CO, NO, NO 2 or N 2 O or a combination of two or more of the above.

在420中,於電漿處理系統中利用如圖2到6所述系統之一及其組合,而從處理氣體形成電漿。At 420, a plasma is formed from the process gas using one of the systems of Figures 2 through 6 and combinations thereof in a plasma processing system.

在430中,將包含殘餘物的基板暴露到420中所形成的電漿,該殘餘物包含但不限於光阻層或光阻層的殘餘物、ARC層或後蝕刻殘餘物。在第一段時間之後,步驟400結束。通常可藉由灰化光阻層所需的時間來指定將具有光阻層之基板暴露到電漿的第一段時間。通常,預先決定移除殘餘物所需的時間。或者,經由第二段時間或過灰化時間段,可進一步擴大時間段。如上所述,過灰化時間可包含一部份的時間,如第一段時間的1至100%,且此過灰化時段可包含超過終點偵測之灰化的延長。In 430, the substrate comprising the residue is exposed to a plasma formed in 420, including but not limited to a residue of the photoresist layer or photoresist layer, an ARC layer, or a post-etch residue. After the first period of time, step 400 ends. The first period of time during which the substrate having the photoresist layer is exposed to the plasma can generally be specified by the time required to ash the photoresist layer. Usually, the time required to remove the residue is predetermined. Alternatively, the time period can be further expanded via the second period of time or the over-ashing period. As noted above, the over-ashing time can include a portion of the time, such as 1 to 100% of the first period of time, and the over-ashing period can include an extension of the ashing beyond the endpoint detection.

根據另一實施例,在步驟410到430所述的電漿灰化處理之前可加上一前處理步驟。在執行電漿灰化處理以移除任何殘餘遮罩層及/或其他殘餘物之前,可利用前處理步驟來鈍化各種表面。According to another embodiment, a pre-processing step may be added prior to the plasma ashing process described in steps 410-430. A pre-treatment step can be utilized to passivate the various surfaces prior to performing a plasma ashing process to remove any residual masking layers and/or other residues.

根據本發明之另一實施例,圖8描述一種於電漿處理系統中在基板上之介電層中形成特徵部的方法。該方法說明於流程圖500,其開始於在基板上形成介電層之步驟510。介電層包含一氧化層,如二氧化矽(SiO2 ),且可由包含化學氣相沉積(CVD)之多種處理來形成。或者,介電層具有小於SiO2 之介電常數的標準介電常數值,其大約為4(例如,熱性二氧化矽之介電常數的範圍自約3.8至約3.9)。更具體地,介電層可具有小於約3.0的介電常數或範圍自約1.6至約2.7的介電常數。In accordance with another embodiment of the present invention, FIG. 8 depicts a method of forming features in a dielectric layer on a substrate in a plasma processing system. The method is illustrated in flow chart 500, which begins with a step 510 of forming a dielectric layer on a substrate. The dielectric layer comprises an oxide layer, such as hafnium oxide (SiO 2 ), and may be formed by a variety of processes including chemical vapor deposition (CVD). Alternatively, the dielectric layer having a dielectric constant smaller than the standard value of the dielectric constant of SiO 2, which is approximately 4 (e.g., the range of the dielectric constant of silicon dioxide thermally from about 3.8 to about 3.9). More specifically, the dielectric layer can have a dielectric constant of less than about 3.0 or a dielectric constant ranging from about 1.6 to about 2.7.

或者,介電層可具有低介電常數(或低k)介電膜的特性。介電層包含有機、無機及無機-有機混合材料至少其中一種。此外,介電層可為多孔或非多孔。例如,介電層包含利用CVD技術所沉積之無機、矽酸鹽為主的材料,例如氧化的有機矽烷(或有機矽氧烷)。此類膜的例子包含應用材料股份有限公司所販售的黑鑽石TM CVD有機矽酸鹽玻璃(OSG)膜,或Novellus Systems所販售的CoralTM CVD膜。同時,多孔介電膜包含單相材料,例如氧化矽為 主的基質,其具有在固化處理期間被打斷之CH3 鍵,俾能創造小空洞(或細孔)。此外,多孔介電膜包含雙相材料,例如具有有機材料(如成孔材料)細孔之氧化矽為主的基質,其在固化處理期間被蒸發。或者,介電膜包含利用SOD技術所沉積之無機、矽酸鹽為主的材料,例如氫倍半矽氧烷(HSQ)或甲基倍半矽氧烷(MSQ)。此類膜的例子包含Dow Corning所販售的FOx HSQ、Dow Corning所販售的XLK多孔HSQ及JSR Microelectronics所販售的JSR LKD-5109。又或者,介電膜包含利用SOD技術所沉積之有機材料。此類膜的例子包含Dow Chemical所販售的SiLK-I、SiLK-J、SiLK-H、SiLK-D與多孔SiLK半導體介電樹脂,及Honeywell所販售的FLARETM 及Nano-glass。Alternatively, the dielectric layer can have the characteristics of a low dielectric constant (or low k) dielectric film. The dielectric layer comprises at least one of an organic, inorganic, and inorganic-organic hybrid material. Additionally, the dielectric layer can be porous or non-porous. For example, the dielectric layer comprises an inorganic, citrate-based material deposited using CVD techniques, such as oxidized organodecane (or organic decane). Examples of such films are sold comprising Applied Materials Co., Ltd. Black Diamond TM CVD organic silicate glass (OSG) Coral TM CVD film membrane, or sold in the Novellus Systems. Meanwhile, the porous dielectric film comprising a single-phase material, such as silicon oxide-based matrix, having interrupted during the curing process of the CH 3 bond, Bineng create small voids (or pores). Further, the porous dielectric film contains a two-phase material such as a ruthenium oxide-based substrate having fine pores of an organic material such as a pore-forming material, which is evaporated during the curing process. Alternatively, the dielectric film comprises an inorganic, citrate-based material deposited using SOD technology, such as hydrogen sesquioxane (HSQ) or methyl sesquiterpene oxide (MSQ). Examples of such films include FOx HSQ sold by Dow Corning, XLK porous HSQ sold by Dow Corning, and JSR LKD-5109 sold by JSR Microelectronics. Alternatively, the dielectric film comprises an organic material deposited using SOD technology. Examples of such films are sold comprising the Dow Chemical SiLK-I, SiLK-J, SiLK-H, SiLK-D porous SiLK semiconductor dielectric resin, and sold by Honeywell of FLARE TM and Nano-glass.

在520中,於基板上形成覆蓋介電層之一圖案化遮罩層,例如圖案化光阻層。遮罩層包含單一層或複數層。例如,遮罩層包含一或多個軟性遮罩層及視需要一或多個硬性遮罩層。例如,利用如光阻旋塗系統之習知技術可形成一光阻層。藉由利用習知技術,例如步進微光刻系統及顯影溶劑,可在光阻膜內形成圖案。At 520, a patterned mask layer, such as a patterned photoresist layer, is formed over the substrate. The mask layer comprises a single layer or a plurality of layers. For example, the mask layer includes one or more soft mask layers and one or more hard mask layers as desired. For example, a photoresist layer can be formed using conventional techniques such as photoresist spin coating systems. A pattern can be formed in the photoresist film by using conventional techniques such as a stepper microlithography system and a developing solvent.

在530中,遮罩層圖案係轉移到介電層,俾能於該介電層中形成特徵部。利用乾蝕刻技術來完成圖案轉移,其中於電漿處理系統中施行蝕刻處理。例如,當蝕刻如氧化矽、二氧化矽等之氧化介電膜時,或當蝕刻如氧化的有機矽烷之無機低k介電膜時,蝕刻氣體組成通常包含氟碳為主的化學物質,如C4 F8 、C5 F8 、C3 F6 、C4 F6 、CF4 等至少一種,或氟碳氫為主的化學物質或其組合,及鈍氣、氧及CO至少一種。此外,例如,當蝕刻有機低k介電膜時,蝕刻氣體組成通常包含含氮氣體及含氫氣體至少一種。如前述之選擇性蝕刻介電膜的技術係為熟悉介電蝕刻處理之此項技藝者所熟知。In 530, the mask layer pattern is transferred to the dielectric layer, and features can be formed in the dielectric layer. Pattern transfer is accomplished using a dry etch technique in which an etch process is performed in the plasma processing system. For example, when etching an oxidized dielectric film such as yttrium oxide, cerium oxide, or the like, or when etching an inorganic low-k dielectric film such as oxidized organic decane, the etching gas composition usually contains a fluorocarbon-based chemical substance, such as At least one of C 4 F 8 , C 5 F 8 , C 3 F 6 , C 4 F 6 , CF 4 or the like, or a fluorocarbon-based chemical substance or a combination thereof, and at least one of an ablative gas, oxygen and CO. Further, for example, when etching an organic low-k dielectric film, the etching gas composition usually includes at least one of a nitrogen-containing gas and a hydrogen-containing gas. Techniques for selectively etching dielectric films as described above are well known to those skilled in the art of dielectric etching processes.

在540中,將遮罩層圖案、或剩餘光阻或後蝕刻殘餘物等移除。藉由將基板暴露到含CO2 之處理氣體所形成的電漿中而施行遮罩層的移除。處理氣體更包含一鈍化氣體。例如,鈍化氣體可 包含烴氣(Cx Hy ),其中x、y代表大於或等於一之整數。烴氣(Cx Hy )可包含一種以上的C2 H4 、CH4 、C2 H2 、C2 H6 、C3 H4 、C3 H6 、C3 H8 、C4 H6 、C4 H8 、C4 H10 、C5 H8 、C5 H10 、C6 H6 、C6 H10 或C6 H12 ,或上述兩種以上。或者,處理氣體更包含鈍氣、如惰性氣體(即He、Ne、Ar、Kr、Xe、Rn)。甚或者,處理氣體更包含O2 、CO、NO、NO2 或N2 O或上述兩種以上的組合。At 540, the mask layer pattern, or residual photoresist or post-etch residue, etc., is removed. The removal of the mask layer is performed by exposing the substrate to a plasma formed by a process gas containing CO 2 . The process gas further contains a passivation gas. For example, the passivation gas may comprise a hydrocarbon gas (C x H y ), wherein x, y represents an integer greater than or equal to one. The hydrocarbon gas (C x H y ) may comprise more than one of C 2 H 4 , CH 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 or C 6 H 12 , or two or more of the above. Alternatively, the process gas further comprises an inert gas such as an inert gas (ie, He, Ne, Ar, Kr, Xe, Rn). Or even more, the processing gas further contains O 2 , CO, NO, NO 2 or N 2 O or a combination of two or more of the above.

在電漿處理系統中,利用如圖2到6所述系統之任何一種而從處理氣體形成電漿,並將包含遮罩層之基板暴露到所形成的電漿。通常可藉由移除光阻所需的時間來指定將具有光阻之基板暴露到電漿的時間段。通常,預先決定移除光阻層所需的時間。然而,經由第二段時間或過灰化時間段,可進一步擴大時間段。如上所述,過灰化時間可包含一部份的時間,如時間段的1至100%,且此過灰化時段可包含超過終點偵測之灰化的延長。In the plasma processing system, a plasma is formed from the process gas using any of the systems described in Figures 2 through 6, and the substrate comprising the mask layer is exposed to the formed plasma. The period of time during which the substrate having the photoresist is exposed to the plasma can generally be specified by the time required to remove the photoresist. Usually, the time required to remove the photoresist layer is predetermined. However, the time period can be further expanded via the second period of time or the over-ashing period. As noted above, the over-ashing time can include a portion of the time, such as from 1 to 100% of the time period, and the over-ashing period can include an increase in ashing beyond the endpoint detection.

在一實施例中,將光阻圖案轉移到介電層及移除該光阻係施行於相同的電漿處理系統中。在另一實施例中,將光阻圖案轉移到介電層及移除該光阻係施行於不同的電漿處理系統中。In one embodiment, transferring the photoresist pattern to the dielectric layer and removing the photoresist system are performed in the same plasma processing system. In another embodiment, transferring the photoresist pattern to the dielectric layer and removing the photoresist system are performed in different plasma processing systems.

根據另一實施例,一前處理過程可處在步驟540所述的電漿灰化處理之前。在施行電漿灰化處理之前,可利用前處理過程來鈍化包含介電層之表面的各種表面,俾能移除任何剩餘的遮罩層及/或其他殘餘物。可利用前處理過程來鈍化形成於介電層中之特徵部的側壁,俾能避免電漿灰化處理期間特徵部之臨界尺寸(CD)的偏離。例如,前處理過程可包含將遮罩層及介電層暴露到前處理處理氣體所形成的電漿,該前處理處理氣體包含一或多個烴氣及視需要一或多個鈍氣,例如惰性氣體或氮氣。According to another embodiment, a pre-processing may precede the plasma ashing process described in step 540. Prior to performing the plasma ashing process, a pre-treatment process can be utilized to passivate the various surfaces of the surface comprising the dielectric layer, and any remaining mask layers and/or other residues can be removed. A pre-treatment process can be utilized to passivate the sidewalls of the features formed in the dielectric layer to avoid deviations in the critical dimension (CD) of the features during the plasma ashing process. For example, the pretreatment process can include exposing the mask layer and the dielectric layer to a plasma formed by the pretreatment process gas, the pretreatment process gas comprising one or more hydrocarbon gases and optionally one or more blunt gases, such as Inert gas or nitrogen.

根據又一實施例,在電漿灰化處理期間,調整步驟540所述之電漿灰化處理,俾能減少形成於介電層中之特徵部的CD偏離。例如,流往實質上位於基板之中央部份上方區域的處理氣體之流量,可相對於流往實質上位於基板之周圍部份上方區域的處理氣體之流量而變。According to yet another embodiment, during the plasma ashing process, the plasma ashing process described in step 540 is adjusted to reduce the CD deviation of features formed in the dielectric layer. For example, the flow rate of the process gas flowing to a region substantially above the central portion of the substrate may vary with respect to the flow rate of the process gas flowing substantially over the portion of the periphery of the substrate.

雖然在上述細節中,已僅就本發明之確切實施例而說明,然而熟悉本項技藝者將容易地意識到在沒有實質上離開本發明之新穎教示及優點下,很多修改在實施例中係可能的。因此,意指所有諸如此類之修改應包含在本發明之範疇內。While the invention has been described with respect to the embodiments of the present invention, it is to be understood by those skilled in the art possible. Accordingly, it is intended that all such modifications as fall within the scope of the invention.

1‧‧‧電漿處理系統1‧‧‧Plastic Processing System

1a‧‧‧電漿處理系統1a‧‧‧Plastic processing system

1b‧‧‧電漿處理系統1b‧‧‧Plastic Processing System

1c‧‧‧電漿處理系統1c‧‧‧ Plasma Processing System

1d‧‧‧電漿處理系統1d‧‧‧Plastic Processing System

2‧‧‧圖案2‧‧‧ pattern

3‧‧‧遮罩3‧‧‧ mask

4‧‧‧薄膜4‧‧‧film

5‧‧‧基板5‧‧‧Substrate

6‧‧‧特徵部6‧‧‧Characteristic Department

10‧‧‧電漿處理室10‧‧‧ Plasma processing room

12‧‧‧診斷系統12‧‧‧Diagnostic system

14‧‧‧控制器14‧‧‧ Controller

15‧‧‧處理區15‧‧‧Processing area

20‧‧‧基板支座20‧‧‧Substrate support

25‧‧‧基板25‧‧‧Substrate

30‧‧‧真空泵抽系統30‧‧‧Vacuum pumping system

40‧‧‧RF產生器40‧‧‧RF generator

50‧‧‧阻抗匹配網路50‧‧‧ impedance matching network

60‧‧‧磁場系統60‧‧‧ Magnetic field system

70‧‧‧上部電極70‧‧‧ upper electrode

72‧‧‧RF產生器72‧‧‧RF generator

74‧‧‧阻抗匹配網路74‧‧‧ impedance matching network

80‧‧‧感應線圈80‧‧‧Induction coil

82‧‧‧RF產生器82‧‧‧RF generator

84‧‧‧阻抗匹配網路84‧‧‧ impedance matching network

400‧‧‧步驟400‧‧‧ steps

410‧‧‧步驟410‧‧‧Steps

420‧‧‧步驟420‧‧ steps

430‧‧‧步驟430‧‧ steps

500‧‧‧流程圖500‧‧‧flow chart

510‧‧‧步驟510‧‧ steps

520‧‧‧步驟520‧‧‧Steps

530‧‧‧步驟530‧‧‧Steps

540‧‧‧步驟540‧‧‧Steps

在隨附圖式中:圖1A、1B及1C顯示一薄膜之典型圖案蝕刻過程的另一略圖;根據本發明之一實施例,圖2顯示一電漿處理系統的簡化略圖;根據本發明之另一實施例,圖3顯示一電漿處理系統的略圖;根據本發明之另一實施例,圖4顯示一電漿處理系統的略圖;根據本發明之另一實施例,圖5顯示一電漿處理系統的略圖;根據本發明之另一實施例,圖6顯示一電漿處理系統的略圖;根據本發明之一實施例,圖7描述一種在電漿處理系統中移除基板上之遮罩層的方法;及根據本發明之另一實施例,圖8描述一種在基板上蝕刻薄膜的方法。1A, 1B, and 1C show another schematic view of a typical pattern etching process for a film; FIG. 2 shows a simplified schematic view of a plasma processing system in accordance with an embodiment of the present invention; In another embodiment, FIG. 3 shows a schematic diagram of a plasma processing system; FIG. 4 shows a schematic view of a plasma processing system according to another embodiment of the present invention; FIG. 5 shows an electric power according to another embodiment of the present invention. BRIEF DESCRIPTION OF THE DRAWINGS In accordance with another embodiment of the present invention, FIG. 6 shows a schematic diagram of a plasma processing system; FIG. 7 depicts a mask removal on a substrate in a plasma processing system, in accordance with an embodiment of the present invention. A method of masking; and in accordance with another embodiment of the present invention, FIG. 8 depicts a method of etching a film on a substrate.

1‧‧‧電漿處理系統1‧‧‧Plastic Processing System

10‧‧‧電漿處理室10‧‧‧ Plasma processing room

12‧‧‧診斷系統12‧‧‧Diagnostic system

14‧‧‧控制器14‧‧‧ Controller

Claims (21)

一種自基板移除殘餘物的方法,用以自一基板移除殘餘物,包含:基板配置步驟,將該基板配置於一電漿處理系統中,該基板具有:形成於其上的一介電層;及覆蓋該介電層的一遮罩層;其中該遮罩層包含形成於其內之一圖案,並且該介電層包含由於一蝕刻處理而形成於其內的一特徵部,該蝕刻處理用來將該遮罩層中的該圖案轉移到該介電層;前處理步驟,在導入包含二氧化碳(CO2 )之處理氣體之前,對該遮罩層進行前處理,其中該前處理包含:將包含一烴氣及一鈍氣之一前處理處理氣體導入,其中該烴氣具有化學式Cx Hy ,其中x及y為整數;於該電漿處理系統中,從該前處理處理氣體形成一前處理電漿;及將該遮罩層及該介電層暴露於該前處理電漿;處理氣體導入步驟,將包含二氧化碳(CO2 )之一處理氣體導入該電漿處理系統;電漿形成步驟,於該電漿處理系統中,從該處理氣體形成一電漿;及遮罩層移除步驟,利用該電漿自該基板移除該遮罩層。A method for removing residues from a substrate for removing residues from a substrate, comprising: a substrate disposing step, the substrate being disposed in a plasma processing system, the substrate having: a dielectric formed thereon And a mask layer covering the dielectric layer; wherein the mask layer comprises a pattern formed therein, and the dielectric layer includes a feature formed therein by an etching process, the etching Processing for transferring the pattern in the mask layer to the dielectric layer; a pre-processing step of pre-treating the mask layer prior to introducing a process gas comprising carbon dioxide (CO 2 ), wherein the pre-treatment comprises : introducing a pretreatment treatment gas comprising a hydrocarbon gas having a chemical formula C x H y , wherein x and y are integers; wherein the pretreatment gas is processed from the pretreatment gas Forming a pre-treatment plasma; and exposing the mask layer and the dielectric layer to the pre-treatment plasma; and processing a gas introduction step to introduce a treatment gas containing carbon dioxide (CO 2 ) into the plasma processing system; Slurry forming step, Plasma processing system, a plasma formed from the processing gas; and a mask layer removing step, the plasma from the substrate using the mask layer is removed. 如申請專利範圍第1項之自基板移除殘餘物的方法,其中,該處理氣體導入步驟更包含導入具有該二氧化碳(CO2 )之一鈍化氣體。The method of removing residue from a substrate according to claim 1, wherein the processing gas introduction step further comprises introducing a passivation gas having one of the carbon dioxide (CO 2 ). 如申請專利範圍第2項之自基板移除殘餘物的方法,其中,該處理氣體導入步驟更包含導入一烴氣(Cx Hy ),其中x及y為大於或等於一之整數。The method of removing residue from a substrate according to claim 2, wherein the processing gas introduction step further comprises introducing a hydrocarbon gas (C x H y ), wherein x and y are integers greater than or equal to one. 如申請專利範圍第3項之自基板移除殘餘物的方法,其中,該處理氣體導入步驟包含導入C2 H4 、CH4 、C2 H2 、C2 H6 、C3 H4 、C3 H6 、C3 H8 、C4 H6 、C4 H8 、C4 H10 、C5 H8 、C5 H10 、C6 H6 、C6 H10 或C6 H12 ,或上述兩種以上的組合。A method for removing a residue from a substrate according to claim 3, wherein the process gas introduction step comprises introducing C 2 H 4 , CH 4 , C 2 H 2 , C 2 H 6 , C 3 H 4 , C 3 H 6 , C 3 H 8 , C 4 H 6 , C 4 H 8 , C 4 H 10 , C 5 H 8 , C 5 H 10 , C 6 H 6 , C 6 H 10 or C 6 H 12 , or Combination of the above two or more. 如申請專利範圍第1項之自基板移除殘餘物的方法,其中,該處理氣體導入步驟更包含導入一鈍氣。 The method of removing residue from a substrate according to claim 1, wherein the processing gas introduction step further comprises introducing a blunt gas. 如申請專利範圍第1項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有一低介電常數介電層之一基板配置於該電漿處理系統中。 The method of removing residue from a substrate according to claim 1, wherein the substrate disposing step comprises disposing a substrate having a low dielectric constant dielectric layer in the plasma processing system. 如申請專利範圍第1項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有一多孔介電層及一非多孔介電層至少其中之一的一基板配置於該電漿處理系統中。 The method for removing a residue from a substrate according to claim 1, wherein the substrate arranging step comprises disposing a substrate having at least one of a porous dielectric layer and a non-porous dielectric layer in the plasma. Processing system. 如申請專利範圍第1項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有一介電層之一基板配置於該電漿處理系統中,該介電層包含一有機材料及一無機材料至少其中一種。 The method for removing a residue from a substrate according to claim 1, wherein the substrate arranging step comprises disposing a substrate having a dielectric layer in the plasma processing system, the dielectric layer comprising an organic material and At least one of an inorganic material. 如申請專利範圍第8項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有一介電層之一基板配置於該電漿處理系統中,該介電層包含一無機有機混合材料。 A method for removing a residue from a substrate according to claim 8 wherein the substrate disposing step comprises disposing a substrate having a dielectric layer in the plasma processing system, the dielectric layer comprising an inorganic organic mixture material. 如申請專利範圍第8項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有一介電層之一基板配置於該電漿處理系統中,該介電層包含氧化的有機矽烷。 A method for removing a residue from a substrate according to claim 8 wherein the substrate disposing step comprises disposing a substrate having a dielectric layer in the plasma processing system, the dielectric layer comprising oxidized organic germane. . 如申請專利範圍第8項之自基板移除殘餘物的方法,其中 該基板配置步驟包含將具有介電層之一基板配置於該電漿處理系統中,該介電層包含氫倍半矽氧烷及甲基倍半矽氧烷至少其中一種。 A method for removing residues from a substrate, as in claim 8 of the patent application, wherein The substrate disposing step includes disposing a substrate having a dielectric layer in the plasma processing system, the dielectric layer comprising at least one of hydrogen sesquioxane and methyl sesquioxanes. 如申請專利範圍第8項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有介電層之一基板配置於該電漿處理系統中,該介電層包含一矽酸鹽為主的材料。 A method for removing a residue from a substrate according to claim 8 wherein the substrate arranging step comprises disposing a substrate having a dielectric layer in the plasma processing system, the dielectric layer comprising a bismuth citrate The material of the Lord. 如申請專利範圍第10項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有介電層之一基板配置於該電漿處理系統中,該介電層包含一聚集膜,該聚集膜包含矽、碳及氧。 The method for removing a residue from a substrate according to claim 10, wherein the substrate arranging step comprises disposing a substrate having a dielectric layer in the plasma processing system, the dielectric layer comprising a concentrating film, The aggregate film contains bismuth, carbon and oxygen. 如申請專利範圍第13項之自基板移除殘餘物的方法,其中該基板配置步驟包含將具有在該聚集膜中的氫之一基板予以配置。 A method of removing a residue from a substrate according to claim 13 wherein the substrate arranging step comprises disposing a substrate having one of hydrogen in the condensed film. 如申請專利範圍第1項之自基板移除殘餘物的方法,其中該處理氣體導入步驟更包含導入O2 、CO、NO、NO2 或N2 O或上述兩種以上的組合。The method for removing a residue from a substrate according to claim 1, wherein the processing gas introduction step further comprises introducing O 2 , CO, NO, NO 2 or N 2 O or a combination of two or more of the above. 如申請專利範圍第1項之自基板移除殘餘物的方法,更包含:將該電漿處理系統之一室的壓力維持在80mT;及將800W的RF功率連接於該室。 The method for removing residue from a substrate according to claim 1 of the patent application further comprises: maintaining a pressure of one chamber of the plasma processing system at 80 mT; and connecting 800 W of RF power to the chamber. 如申請專利範圍第16項之自基板移除殘餘物的方法,其中該處理氣體導入步驟包含讓該處理氣體以750 sccm的流量流入該處理室。 A method of removing residue from a substrate according to claim 16 wherein the process gas introduction step comprises flowing the process gas into the process chamber at a flow rate of 750 sccm. 如申請專利範圍第17項之自基板移除殘餘物的方法,其中將該處理氣體之總流量的90%導入到實質上接近該基板之一中央部份,而將該處理氣體之總流量的其餘10%導入到實質上接近該基板之一邊緣部份。 A method for removing a residue from a substrate according to claim 17, wherein 90% of the total flow rate of the processing gas is introduced substantially to a central portion of the substrate, and the total flow rate of the processing gas is The remaining 10% is introduced into an edge portion that is substantially close to one of the substrates. 如申請專利範圍第18項之自基板移除殘餘物的方法,更包含:藉由將CH4 與Ar之混合物導入至室壓在10mT與50mT間的該室,以施行一前處理步驟。The method for removing residue from a substrate according to claim 18, further comprising: performing a pretreatment step by introducing a mixture of CH 4 and Ar into the chamber at a chamber pressure between 10 mT and 50 mT. 一種電漿處理系統,用以自一基板移除光阻,該電漿處理系統包含:一電漿處理室,用以促進由一前處理處理氣體及一處理氣體形成一電漿,俾自一基板上的一介電層移除光阻;及一控制器,連接於該電漿處理室且用以執行一處理配方,該處理配方包含:在導入包含二氧化碳(CO2 )之該處理氣體之前,對該光阻進行前處理,其中該前處理包含:將包含一烴氣及一鈍氣之該前處理處理氣體導入,其中該烴氣具有化學式Cx Hy ,其中x及y為整數;於該電漿處理系統中,從該前處理處理氣體形成一前處理電漿;及將該光阻及該介電層暴露於該前處理電漿;將包含二氧化碳(CO2 )之該處理氣體導入該電漿處理系統;於該電漿處理系統中,從該處理氣體形成一電漿;及利用該電漿自該基板移除該光阻。A plasma processing system for removing photoresist from a substrate, the plasma processing system comprising: a plasma processing chamber for promoting a plasma from a pretreatment process gas and a process gas, a dielectric layer on the substrate removes the photoresist; and a controller coupled to the plasma processing chamber and configured to perform a processing recipe comprising: prior to introducing the processing gas comprising carbon dioxide (CO 2 ) Pre-treating the photoresist, wherein the pre-treatment comprises: introducing the pre-treatment process gas comprising a hydrocarbon gas and a blunt gas, wherein the hydrocarbon gas has the chemical formula C x H y , wherein x and y are integers; In the plasma processing system, a pretreatment plasma is formed from the pretreatment process gas; and the photoresist and the dielectric layer are exposed to the pretreatment plasma; the process gas comprising carbon dioxide (CO 2 ) is to be used Introducing the plasma processing system; in the plasma processing system, forming a plasma from the processing gas; and removing the photoresist from the substrate using the plasma. 如申請專利範圍第20項之電漿處理系統,其中該處理氣體更包含一鈍化氣體。 The plasma processing system of claim 20, wherein the processing gas further comprises a passivation gas.
TW096147204A 2006-12-11 2007-12-11 Method and apparatus for ashing a substrate using carbon dioxide TWI390592B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/608,872 US7595005B2 (en) 2006-12-11 2006-12-11 Method and apparatus for ashing a substrate using carbon dioxide

Publications (2)

Publication Number Publication Date
TW200841380A TW200841380A (en) 2008-10-16
TWI390592B true TWI390592B (en) 2013-03-21

Family

ID=39496742

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096147204A TWI390592B (en) 2006-12-11 2007-12-11 Method and apparatus for ashing a substrate using carbon dioxide

Country Status (3)

Country Link
US (1) US7595005B2 (en)
TW (1) TWI390592B (en)
WO (1) WO2008073379A1 (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7390755B1 (en) 2002-03-26 2008-06-24 Novellus Systems, Inc. Methods for post etch cleans
US7288484B1 (en) 2004-07-13 2007-10-30 Novellus Systems, Inc. Photoresist strip method for low-k dielectrics
US8193096B2 (en) 2004-12-13 2012-06-05 Novellus Systems, Inc. High dose implantation strip (HDIS) in H2 base chemistry
US8129281B1 (en) 2005-05-12 2012-03-06 Novellus Systems, Inc. Plasma based photoresist removal system for cleaning post ash residue
US7740768B1 (en) * 2006-10-12 2010-06-22 Novellus Systems, Inc. Simultaneous front side ash and backside clean
US7758763B2 (en) * 2006-10-31 2010-07-20 Applied Materials, Inc. Plasma for resist removal and facet control of underlying features
US8435895B2 (en) 2007-04-04 2013-05-07 Novellus Systems, Inc. Methods for stripping photoresist and/or cleaning metal regions
US8591661B2 (en) 2009-12-11 2013-11-26 Novellus Systems, Inc. Low damage photoresist strip method for low-K dielectrics
US7637269B1 (en) 2009-07-29 2009-12-29 Tokyo Electron Limited Low damage method for ashing a substrate using CO2/CO-based process
US20110061812A1 (en) * 2009-09-11 2011-03-17 Applied Materials, Inc. Apparatus and Methods for Cyclical Oxidation and Etching
US20110065276A1 (en) * 2009-09-11 2011-03-17 Applied Materials, Inc. Apparatus and Methods for Cyclical Oxidation and Etching
US20110061810A1 (en) * 2009-09-11 2011-03-17 Applied Materials, Inc. Apparatus and Methods for Cyclical Oxidation and Etching
US20110143548A1 (en) 2009-12-11 2011-06-16 David Cheung Ultra low silicon loss high dose implant strip
CN102652351B (en) 2009-12-11 2016-10-05 诺发系统有限公司 Enhanced passivation process to protect silicon before high-dose implant stripping
US9613825B2 (en) 2011-08-26 2017-04-04 Novellus Systems, Inc. Photoresist strip processes for improved device integrity
US8636913B2 (en) 2011-12-21 2014-01-28 HGST Netherlands B.V. Removing residues in magnetic head fabrication
TW201405655A (en) * 2012-07-27 2014-02-01 Ingentec Corp Gas etching device with multiple chambers
US9040430B2 (en) * 2013-06-27 2015-05-26 Lam Research Corporation Method of stripping organic mask with reduced damage to low-K film
US20150064880A1 (en) * 2013-08-30 2015-03-05 Applied Materials, Inc. Post etch treatment technology for enhancing plasma-etched silicon surface stability in ambient
KR101612416B1 (en) * 2014-04-22 2016-04-15 피에스케이 주식회사 Apparatus and method for treating a substrate
US9514954B2 (en) 2014-06-10 2016-12-06 Lam Research Corporation Peroxide-vapor treatment for enhancing photoresist-strip performance and modifying organic films
US10312075B2 (en) 2015-09-30 2019-06-04 Taiwan Semiconductor Manufacturing Company, Ltd. Treatment system and method
US10304668B2 (en) * 2016-05-24 2019-05-28 Tokyo Electron Limited Localized process control using a plasma system
CN113228279B (en) * 2021-03-31 2024-04-09 长江存储科技有限责任公司 Method for forming a semiconductor structure
CN114815532B (en) * 2022-04-19 2023-11-07 度亘激光技术(苏州)有限公司 Photoresist removal method and semiconductor device manufacturing method
CN115586712B (en) * 2022-10-09 2023-09-22 亚新半导体科技(无锡)有限公司 Energy-saving photoresist removing and cleaning equipment for wafer production
CN118605094B (en) * 2024-05-28 2025-07-22 浙江芯晟半导体科技有限责任公司 Surface treatment method after PAD etching and semiconductor element

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040018715A1 (en) 2002-07-25 2004-01-29 Applied Materials, Inc. Method of cleaning a surface of a material layer
US20050118541A1 (en) * 2003-11-28 2005-06-02 Applied Materials, Inc. Maintenance of photoresist adhesion and activity on the surface of dielectric ARCS for 90 nm feature sizes
JP3816080B2 (en) * 2004-02-20 2006-08-30 松下電器産業株式会社 Plasma processing method and plasma processing apparatus
US7288484B1 (en) 2004-07-13 2007-10-30 Novellus Systems, Inc. Photoresist strip method for low-k dielectrics
US7396769B2 (en) 2004-08-02 2008-07-08 Lam Research Corporation Method for stripping photoresist from etched wafer
US20060199370A1 (en) 2005-03-01 2006-09-07 Taiwan Semiconductor Manufacturing Co., Ltd. Method of in-situ ash strip to eliminate memory effect and reduce wafer damage
US7279427B2 (en) * 2005-08-03 2007-10-09 Tokyo Electron, Ltd. Damage-free ashing process and system for post low-k etch
US7964511B2 (en) 2005-09-09 2011-06-21 Tokyo Electron Limited Plasma ashing method
US20080020584A1 (en) 2006-03-24 2008-01-24 Shin Hirotsu Method of manufacturing semiconductor device and plasma processing apparatus
US8124516B2 (en) 2006-08-21 2012-02-28 Lam Research Corporation Trilayer resist organic layer etch
US8435895B2 (en) 2007-04-04 2013-05-07 Novellus Systems, Inc. Methods for stripping photoresist and/or cleaning metal regions

Also Published As

Publication number Publication date
US20080135517A1 (en) 2008-06-12
TW200841380A (en) 2008-10-16
US7595005B2 (en) 2009-09-29
WO2008073379A1 (en) 2008-06-19

Similar Documents

Publication Publication Date Title
TWI390592B (en) Method and apparatus for ashing a substrate using carbon dioxide
US7279427B2 (en) Damage-free ashing process and system for post low-k etch
KR100989107B1 (en) Method and apparatus for multilayer photoresist dry development
US7846645B2 (en) Method and system for reducing line edge roughness during pattern etching
KR101037308B1 (en) High-k dielectric material etching method and system
KR20070104589A (en) Low pressure removal of photoresist and etching residue
KR101142709B1 (en) System and method for etching a mask
US7732340B2 (en) Method for adjusting a critical dimension in a high aspect ratio feature
KR101220073B1 (en) Method of etching a silicon layer on a substrate, plasma processing system for etching a silicon layer on a substrate and computer readable medium
US7465673B2 (en) Method and apparatus for bilayer photoresist dry development
US20050136681A1 (en) Method and apparatus for removing photoresist from a substrate
JP2007529899A (en) Method and system for processing a hard mask to improve etching characteristics.
US7344991B2 (en) Method and apparatus for multilayer photoresist dry development
US8048325B2 (en) Method and apparatus for multilayer photoresist dry development
US20050136666A1 (en) Method and apparatus for etching an organic layer
TWI390627B (en) Method and system for dry development of a multi-layer mask using sidewall passivation and mask passivation