TWI376516B - Probing system for integrated circuit device - Google Patents
Probing system for integrated circuit device Download PDFInfo
- Publication number
- TWI376516B TWI376516B TW097141279A TW97141279A TWI376516B TW I376516 B TWI376516 B TW I376516B TW 097141279 A TW097141279 A TW 097141279A TW 97141279 A TW97141279 A TW 97141279A TW I376516 B TWI376516 B TW I376516B
- Authority
- TW
- Taiwan
- Prior art keywords
- integrated circuit
- test
- module
- circuit component
- detecting system
- Prior art date
Links
- 238000012360 testing method Methods 0.000 claims description 138
- 238000004891 communication Methods 0.000 claims description 43
- 238000001514 detection method Methods 0.000 claims description 31
- 239000004065 semiconductor Substances 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 10
- 230000002950 deficient Effects 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 239000000523 sample Substances 0.000 description 3
- 230000008054 signal transmission Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 238000013100 final test Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 238000012216 screening Methods 0.000 description 1
- 239000003381 stabilizer Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Description
13,765,16 九、發明說明: 【發明所屬之技術領域】 本發明係關於一種積體電路元件檢測系統,特別係關於 一種利用無線通訊傳送檢測訊號之積體電路元件檢測系 統。 【先前技術】 一般而言,晶圓上之積體電路元件必須先行測試其電氣 特性’以判定積體電路元件是否良好。良好的積體電路將 被選出以進行後續之封裝製程,而不良品將被捨棄以避免 增加額外的封裝成本。完成封裝之積體電路元件亦必須再 進行另一次電性測試以篩選出封裝不良品,進而提升最終 成品良率。 習知自動檢測設備(automatic test equipment,ATE)係利 用一測試卡之探針接觸一待測元件之訊號墊,以便傳送一 S測機台之測试訊號至一待測元件,並將量測到之電性來 數傳送回該1測機台。惟,隨著半導體製造技術不斷地創 新,積體電珞元件(例如電晶體)之工作速度亦不斷地提昇, 習知技藝利用探針(即機械式檢測)檢測晶片,因而其整體時 間精密度(overall time accuracy ’ OTA)無法趕上快速發展的 晶片工作速度。因此,習知之自動檢測設備顯然無法適用 於未來之快速積體電路元件之電性測試。 【發明内容】 本發明係提供一積體電路元件檢測系統,其可於一包含 一第一收發模組之測試機及由該測試機進行測試之積體電 130216.doc 1376516 路兀件之間’以無線通訊方式傳輸如檢測訊號及經測試之 電氣參數等測試資料。 所述之積體電路元件包含一 匕3核〜電路、一電連接於該核 心電路之自我測試電路(Built_inself_testeircuit BisT)、 一用於控制該自我夠試電路之操作之控制器以及-用於與 第一收發模組交換測試資料之第二收發模組。 /BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an integrated circuit component detecting system, and more particularly to an integrated circuit component detecting system for transmitting a detecting signal by wireless communication. [Prior Art] In general, an integrated circuit component on a wafer must first be tested for its electrical characteristics to determine whether the integrated circuit component is good. A good integrated circuit will be selected for subsequent packaging processes, and defective products will be discarded to avoid additional packaging costs. The completed integrated circuit components must also undergo another electrical test to screen out defective packages to improve final product yield. The automatic test equipment (ATE) uses a probe of a test card to contact a signal pad of a device to be tested, so as to transmit a test signal of a test machine to a device to be tested, and measure The electrical quantity is sent back to the 1 measuring machine. However, as semiconductor manufacturing technology continues to innovate, the operating speed of integrated electrical components (such as transistors) continues to increase, and conventional techniques use probes (ie, mechanical inspection) to detect wafers, thus providing overall time precision. (Overall time accuracy ' OTA) can't keep up with the fast-growing wafer work speed. Therefore, the conventional automatic detecting device is obviously not applicable to the electrical test of the future rapid integrated circuit component. SUMMARY OF THE INVENTION The present invention provides an integrated circuit component detection system that can be used between a tester including a first transceiver module and an integrated circuit 130216.doc 1376516 that is tested by the tester. 'Test data such as test signals and tested electrical parameters are transmitted by wireless communication. The integrated circuit component comprises a 核3 core~ circuit, a self-test circuit electrically connected to the core circuit (Built_inself_testeircuit BisT), a controller for controlling the operation of the self-test circuit, and - for The first transceiver module exchanges the second transceiver module of the test data. /
-實施範例中,-積體電路元件之檢測系統包含一具有 -第-收發模組之測試頭以及—具有—檢測單元之測試 台,該檢測單元㉟接於該測試頭以進行測試。該檢測系統 另包含一通訊模組,該通訊模組具有一第二收發模組,其 可與第一收發模組以無線通訊方式進行資料交換;一積體 電路兀件’其具有—待測核心電路;以& 一測試模組’其 具有一耦接該核心電路及通訊模組之自我測試電路,以進 行核心電路之自我測試。 【實施方式】In an embodiment, the detection system of the integrated circuit component comprises a test head having a - transceiver module and a test station having a detection unit, the detection unit 35 being connected to the test head for testing. The detection system further comprises a communication module, the communication module has a second transceiver module, which can exchange data with the first transceiver module in a wireless communication manner; an integrated circuit component has a - to be tested The core circuit has a test module that has a self-test circuit coupled to the core circuit and the communication module for self-testing of the core circuit. [Embodiment]
圖1例示本發明第一實施例之積體電路元件檢測系統 1 〇,其係利用無線通訊在一測試機台20與一待測元件3〇之 間傳送測試資料。該測試機台20包含一第一收發模組22、 一電氣連接於該第一收發模組22之物理層模組24、一電氣 連接於該物理層模組24之檢測單元26以及一電氣連接於該 物理層模組24之診斷單元28。該待測元件30可為一系統單 晶片(system on chip),其包含一核心電路32、一電氣連接 於該核心電路3 2之自我測試電路3 4、一用以控制該自我測 s式電路3 4之控制器3 6以及一可與該第一收發模組2 2交換測 -6- 1302l6.doc C 1 1376516 試資料之第二收發模組38β該第一收發模组22與第二收發 模組38各包含一收發器及—天線。 該核心電路32可為記憶體電路、邏輯電路或類比電路。 該自我測試電路34之設計技術可參考本案發明人之中華民 國專利第卿則52號申請案及第__45號巾請宰。咳 佳地,該待測元件3〇另包含一電氣連接於該第二收發模组 38之時脈產生器伽及—電氣連接於該第:收發模組%之 電力穩壓器42,其中該測試機台2〇藉由該第一收發模㈣ 發射一射頻訊號,而該第二收發模組38接收該射頻訊號以 驅動該電力穩麼器42產生該待測元件3〇運作所需之電力。 此外,該待測元件30可另包含一標示暫存器料,用以儲存 該待測元件3 0之識別碼(ID)。 圖2例示本發明第二實施例之積體電路元件測試系統 80,其係應用於-包含複數個待測元件3G之晶圓9㈣電性 檢測。特而言之,積體電路元件測試系統8〇係應用於晶圓 層次W level)之電性檢測。在進行電性檢測時,該利試 藉由該第一收發模組22發射—射頻訊號,而該待測 二42:第一收發模組%接收該射頻訊號以驅動該電力穩 屋㈣產生該待測元件30運作所需之電力。該測試機台2〇 之仏測早7再經由該第—收發模組22設定各待測元件3〇 =識別碼,而各㈣元件3G隸其識料料於該標 件3〇之第二: 傳送啟始指令至該待测元 之第一收發模組38以啟動該自我測試電物進行 …32之電性檢剛。該診斷單元28收集各待測元件3〇: I302i6.doc ^/65.16 成測試後傳回之測試資料,即可據以診斷各待測元件3〇之 優劣並分析不良元件之失效原因》此外,該晶圓9〇可另包 含—圍繞該待測元件30之電力供應線92,且該待測元件3〇 運作所需之電力係取自該電力供應線92,而非經由該電力 穩壓器42接收射頻訊號產生之電力。特而言之,該電力供 應線92係設置於該晶圓90之切割線上。 圖3例示本發明第三實施例之積體電路元件測試系統 7〇,其係應用於一封裝晶粒72的最終測試(final test)。如圖 2所示之晶圓90沿著該電力供應線92切割成個別之待測元 件30。經圖2之積體電路元件測試系統8〇之篩選,具有良好 電氣特性之待測元件30將包裝成該封裝晶粒72,而不^之 待測元件30將被捨棄。之後,該測試機台此檢測單㈣ 經由該第-收發模組22傳送啟始指令至該待測元件%之第 -收發模組38以啟動該自我測試電路34進行該核心電路μ 之電性檢測。之後,該診斷單元28收集該待測元件%完成 測試後傳回之測試資料’即可據以診斷該待測元㈣之優 劣並分析不良元件之失效原因。 圖蝴示本發明第四實施例之積體電路元件檢測系統 該積體電路元件檢測系統6〇之測試機台20另包含一電 氣連接於市電之輪送裝置62 ^ °亥待測及•件30係設置於一電 路板50上,該電路板5〇可 雷^由於輪送裝置62電氣連接於市 電,而该待測元件30運作所雲> e γ 亦卞所南之電力係取自該電路板50, 亦即間接地取自該輸送裝置62。哕 柘輸运裝置62可將該電路 板50傳送至一預定測試位置, 由該測試機台2〇之檢測單 I30216.doc 13.76516 元26經由該第一收發模組22傳送啟始指令至該待測元件3〇 之第二收發模組38以啟動該自我測試電路34進行該核心電 路32之電性檢測《之後,該診斷單元28收集各待測元件% 完成測試後傳回之測試資料’即可據以診斷各待測元件3〇 之是否符合電氣性質之規格並分析不良元件之失效原因。 圖1所示之積體電路元件檢測系統10可改變其内部模組 或元件之配置而進行調整,以增加多種應用的彈性。 圖5例示本發明第五實施例之積體電路元件檢測系統 1〇〇。該積體電路元件檢測系統1〇〇包含一測試機11〇及一待 測之積體電路元件(DUT)120。測試機no包含一測試頭 111、一測試台1 12及一承載器113。該測試台丨12包含一診 斷單元132及一檢測單元134,其中該診斷單元132屬自由選 項,其可h供#斷功能^測試頭111包含一物理層模組Η 5 及一耦接於物理層模組115之第一收發模組114。該物理層 模組115耦接於該檢測單元丨3 4,而該診斷單元} 3 2耦接於該 檢測單元134。承載器113係運載DUT 120,且包含一通訊 模組11 6及一電力穩壓器11 7。通訊模组11 6包含一第二收發 模組130、一通訊控制器118及一時脈產生器119。 通訊控制器11 8電鶴接該第二收發模組丨3 〇,該時脈產生 态119電連接s玄第二收發模組13 〇、通訊控制器118及dut 120以提供時脈訊號。DUT 120(例如系統單晶片(s〇c))包含 一核心電路121及一測試模組122。—實施例中,測試模組Fig. 1 illustrates an integrated circuit component detecting system 1 according to a first embodiment of the present invention, which transmits test data between a test machine 20 and a device to be tested 3 by wireless communication. The test machine 20 includes a first transceiver module 22, a physical layer module 24 electrically connected to the first transceiver module 22, a detection unit 26 electrically connected to the physical layer module 24, and an electrical connection. The diagnostic unit 28 of the physical layer module 24. The device under test 30 can be a system on chip, including a core circuit 32, a self-test circuit 34 electrically connected to the core circuit 32, and a control circuit for controlling the self-test circuit. 3 4 controller 3 6 and a second transceiver module 38β capable of exchanging the measurement with the first transceiver module 2 2 - 1302l6.doc C 1 1376516 test data, the first transceiver module 22 and the second transceiver Modules 38 each include a transceiver and an antenna. The core circuit 32 can be a memory circuit, a logic circuit, or an analog circuit. The design technique of the self-test circuit 34 can refer to the application of the inventor of the Chinese Patent No. 52, and the __45 towel. Preferably, the device under test 3 further includes a clock generator electrically connected to the second transceiver module 38 - a power regulator 42 electrically connected to the transceiver module %, wherein The test machine 2 transmits an RF signal through the first transceiver module (4), and the second transceiver module 38 receives the RF signal to drive the power stabilizer 42 to generate power required for the operation of the device under test 3 . In addition, the device under test 30 may further include an identifier register to store an identification code (ID) of the device under test 30. Fig. 2 illustrates an integrated circuit component test system 80 of a second embodiment of the present invention, which is applied to a wafer 9 (four) electrical detection including a plurality of components to be tested 3G. In particular, the integrated circuit component test system 8 is applied to the electrical detection of the wafer level W level). During the electrical detection, the first test module 22 transmits an RF signal, and the second test 42: the first transceiver module % receives the RF signal to drive the power stable (4) to generate the The power required to operate the component 30 to be tested. The test machine 2 is configured to set the respective components to be tested 3〇=identification code via the first transceiver module 22, and each (4) component 3G is identified by the second component of the standard component 3 : transmitting a start command to the first transceiver module 38 of the device to be tested to activate the self-test electrical material to perform electrical detection of 32. The diagnostic unit 28 collects the components to be tested 3: I302i6.doc ^/65.16 The test data returned after the test can be used to diagnose the advantages and disadvantages of each component to be tested and analyze the cause of failure of the defective component. The wafer 9 can further include a power supply line 92 surrounding the device under test 30, and the power required for the operation of the device under test 3 is taken from the power supply line 92 instead of via the power regulator. 42 receives the power generated by the RF signal. In particular, the power supply line 92 is disposed on the cutting line of the wafer 90. Fig. 3 illustrates an integrated circuit component test system 7A of the third embodiment of the present invention, which is applied to a final test of a package die 72. The wafer 90 as shown in FIG. 2 is cut along the power supply line 92 into individual elements 30 to be tested. After screening by the integrated circuit component test system 8 of Fig. 2, the device under test 30 having good electrical characteristics will be packaged into the package die 72, without the component 30 to be tested being discarded. Then, the test machine transmits the start command to the first transceiver module 38 of the device under test via the first transceiver module 22 to activate the self test circuit 34 to perform the electrical function of the core circuit μ. Detection. Thereafter, the diagnostic unit 28 collects the test data returned by the component under test to complete the test, so as to diagnose the superiority of the test element (4) and analyze the cause of failure of the defective component. The integrated circuit component detecting system of the fourth embodiment of the present invention is further characterized in that the testing machine 20 of the integrated circuit component detecting system 6 further includes a wheeling device electrically connected to the commercial power supply. The 30 series is disposed on a circuit board 50. The circuit board is electrically connected to the mains, and the power to be tested is operated by the power supply unit. The circuit board 50, that is, indirectly from the transport device 62. The transport device 62 can transmit the circuit board 50 to a predetermined test position, and the test unit I30216.doc 13.76516 26 of the test machine 2 transmits a start command to the standby via the first transceiver module 22 The second transceiver module 38 of the measuring component 3 is configured to activate the self-test circuit 34 to perform electrical detection of the core circuit 32. After the diagnostic unit 28 collects the test data returned by each component under test to complete the test, It is possible to diagnose whether each of the components to be tested 3 is in compliance with the specifications of the electrical properties and analyze the cause of failure of the defective component. The integrated circuit component detecting system 10 shown in Fig. 1 can be adjusted by changing the configuration of its internal modules or components to increase the flexibility of various applications. Fig. 5 is a view showing an integrated circuit component detecting system of a fifth embodiment of the present invention. The integrated circuit component detecting system 1 includes a tester 11A and a DUT 120 to be tested. The test machine no includes a test head 111, a test stand 1 12 and a carrier 113. The test station 12 includes a diagnostic unit 132 and a detection unit 134. The diagnostic unit 132 is a free option, and the test unit 111 can be configured to include a physical layer module 及 5 and a coupling to the physics. The first transceiver module 114 of the layer module 115. The physical layer module 115 is coupled to the detecting unit 丨34, and the diagnostic unit 321 is coupled to the detecting unit 134. The carrier 113 carries the DUT 120 and includes a communication module 161 and a power regulator 117. The communication module 116 includes a second transceiver module 130, a communication controller 118, and a clock generator 119. The communication controller 11 8 is connected to the second transceiver module 丨3 〇, and the clock generation state 119 is electrically connected to the second transmission module 13 〇, the communication controller 118 and the dut 120 to provide a clock signal. The DUT 120 (e.g., system single chip (s〇c)) includes a core circuit 121 and a test module 122. - in the embodiment, the test module
122包含一 §己憶體BIST 123、一邏輯BIST 124、一類比BIST 125及一測試控制器126。另一實施例中,該測試模組122 I30216.doc 1376516 可僅包含s己憶體BIST 123、邏輯BIST 124或類比bist 125, 或任二個連接至測試控制器126之BIST電路之結合。 DUT 120可位於該承載器113上,且自該承載器113獲得 操作電力》另外,DUT 120可由輸送裝置傳送至預定位置。 一實施例中,核心電路12 1可包含記憶體電路、邏輯電路及 類比電路。核心電路121耦接記憶體BIST 123 '邏輯BIST 124及類比BIST 125 ’且該些BIST電路之操作係由測試控制 器126控制。另一實施例中,核心電路12 1可為單—之記憶 體電路、邏輯電路或類比電路’或任兩上述電路之結合。 該核心電路121係耦接相應之記憶體BIST 123、邏輯BIST 124或類比BIST 125。檢測訊號及經測試之電氣參數等測試 資料係藉由該第一收發模組114及第二收發模組13〇以無線 通訊方式傳輸於測試頭111及承載器U3之間。換言之,第 一收發模組114及第二收發模組13〇係相互交換測試資料。 該物理層模組11 5及通訊控制器1丨8分別控制資料訊號之傳 送及接收。 一實施例中,第一收發模組114及第二收發模組13〇各包 含一收發器及一天線。電力穩壓器117電連接通訊模組116 及DUT 120。測試機n〇由該第一收發模組114傳送射頻訊 號,該第一收發模钮1 3 〇接收射頻訊號以驅動電力穩壓器 117,從而產生DUT 120所需之操作電力。 圖6例示本發明第六實施例之積體電路元件檢測系統 140。相較於圖5所示之系統1〇〇,測試模組122係改變為包 含於測試機110,之承載器113,中。因此,DUT12〇,僅包含核 -10. I30216.doc c 13.765,16 心電路121而易於製造。電力穩壓器117係電連接通訊模組 116、測試模組122及DUT 120,。 圖7例示本發明第七實施例之積體電路元件檢測系統 150。相較於圖5,通訊模組116係改變為包含sdut 12〇,, 中。因此,DUT 120"包含核心電路121、測試模組122及通 訊模組116,且該測試機110,,之承載器113,,僅包含電力穩壓 器11 7 °電力穩壓器117係電連接該DUT 120,,。 φ 圖8顯不根據本發明一實施例之可檢測複數^^丁之檢測 系統之訊號傳輸示意圖。測試機係包含一測試台及複數個 測试頭,各測試頭係相應於一通訊模組。如檢測訊號及經 - 測試之電氣參數等測試資料係於測試頭及通訊模組間進行 無線傳輸。詳言之,所述通訊係以一對一的方式進行。各 通訊模組係電連接一測試模組,該測試模組係連接一核心 電路。因為本實施例包含複數個測試頭,故可顯著提昇測 試效率。 鲁 圖9顯不根據本發明另一實施例之可檢測複數DUT之檢 測系統之訊號傳輸示意圖。測試機係包含一測試台及一測 试頭,該測試頭係相應於複數個通訊模組。如檢測訊號及 故測試之電氣參數等測試資料係於測試頭及複數個通訊模 組間進行無線傳輪。詳言之,所述通訊係以一對多的方式 進行。各通訊模組係耦接一測試模組,該測試模組係連接 —核心電路。 S知技藝係以機械元件(探針)傳送測試資料,因而整體 %間精在、度無法趕上快速發展的晶片工作速度。相對地’ «302l6.doc -11 - 1376516 本發明之積體電路元件檢測系統係利用無線通訊在該測試 機台與該待測元件之間傳送測試資料,因而整體時間精密 又/、省待測元件之積體電路一致而不會受到機械元件之限 制,可應用於高速積體電路之電性檢測。特而言之,本發 明之積體電路元件檢測系統除了可進行該待測元件之電性 測之外,亦可用以診斷該待測元件之失效原因。 本發明之技術内容及技術特點已揭示如上,然而熟悉本 項技術之人士仍可能基於本發明之教示及揭示而作種種不 背離本發明精神之替換及修飾。因此,本發明之保護範圍 應不限於實施例所揭示者,而應包括各種不背離本發明之 替換及修飾’並為以下之申請專利範圍所涵蓋。 【圖式簡單說明】 圖1例示本發明第一實施例之積體電路元件檢測系統; 圖2例示本發明第二實施例之積體電路元件測試系統; 圖3例示本發明第三實施例之積體電路元件測試系統; 圖4例示本發明第四實施例之積體電路元件檢測系統; 圖5例示本發明第五實施例之積體電路元件檢測系統; 圖6例示本發明第六實施例之積體電路元件檢測系統; 圖7例示本發明第七實施例之積體電路元件檢測系統;以 及 圖8及9例示本發明之實施例之積體電路元件檢測系統之 訊號傳輸示意圖。 【主要元件符號說明】 10積體電路元件檢測系統20測試機台 I30216.doc -12- 1376516 22第一收發模組 2 6檢測單元 3 0待測元件 3 4自我測試電路 3 8第二收發模組 42電力穩壓器 50 電路板 62輸送裝置 7 0積體電路元件檢測系統 80積體電路元件檢測系統 1 00積體電路元件檢測系統 111測試頭 I 1 3承載器 II 5物理層模組 1 1 7電力穩壓器 1 1 9時脈產生器 12 1核心電路 123記憶體BIST 125 類比 BIST 130第二收發模組122 includes a cipher BIST 123, a logical BIST 124, an analog BIST 125, and a test controller 126. In another embodiment, the test module 122 I30216.doc 1376516 may only include a combination of the suffix BIST 123, the logic BIST 124 or the analog bist 125, or any two BIST circuits connected to the test controller 126. The DUT 120 can be located on the carrier 113 and obtain operating power from the carrier 113. Additionally, the DUT 120 can be transmitted by the conveyor to a predetermined location. In an embodiment, the core circuit 12 1 may include a memory circuit, a logic circuit, and an analog circuit. The core circuit 121 is coupled to the memory BIST 123 'logic BIST 124 and the analog BIST 125 ' and the operation of the BIST circuits is controlled by the test controller 126. In another embodiment, core circuit 12 1 may be a single-memory circuit, a logic circuit, or an analog circuit or a combination of any of the above. The core circuit 121 is coupled to the corresponding memory BIST 123, logic BIST 124 or analog BIST 125. The test data and the tested electrical parameters are transmitted between the test head 111 and the carrier U3 by means of the first transceiver module 114 and the second transceiver module 13 in a wireless communication manner. In other words, the first transceiver module 114 and the second transceiver module 13 exchange test data with each other. The physical layer module 11 5 and the communication controller 1丨8 respectively control the transmission and reception of the data signals. In one embodiment, the first transceiver module 114 and the second transceiver module 13 each include a transceiver and an antenna. The power regulator 117 is electrically coupled to the communication module 116 and the DUT 120. The first transceiver module 114 receives the RF signal, and the first transceiver module 13 receives the RF signal to drive the power regulator 117, thereby generating the operating power required by the DUT 120. Fig. 6 illustrates an integrated circuit component detecting system 140 of a sixth embodiment of the present invention. Compared to the system 1 shown in FIG. 5, the test module 122 is changed to be included in the carrier 113 of the test machine 110. Therefore, the DUT 12 〇 includes only the core -10. I30216.doc c 13.765, 16 core circuit 121 and is easy to manufacture. The power regulator 117 is electrically connected to the communication module 116, the test module 122, and the DUT 120. Fig. 7 illustrates an integrated circuit component detecting system 150 of a seventh embodiment of the present invention. Compared with FIG. 5, the communication module 116 is changed to include sdut 12,, in. Therefore, the DUT 120" includes the core circuit 121, the test module 122, and the communication module 116, and the tester 110, the carrier 113, and only the power regulator 11 7 power regulator 117 is electrically connected. The DUT 120,,. φ Figure 8 shows a schematic diagram of signal transmission for a detectable complex system in accordance with an embodiment of the present invention. The test machine system includes a test bench and a plurality of test heads, and each test head corresponds to a communication module. Test data such as test signals and test-related electrical parameters are transmitted wirelessly between the test head and the communication module. In particular, the communication is performed in a one-to-one manner. Each communication module is electrically connected to a test module, and the test module is connected to a core circuit. Since this embodiment includes a plurality of test heads, the test efficiency can be significantly improved. Lutu 9 shows a schematic diagram of signal transmission of a detection system capable of detecting a complex DUT according to another embodiment of the present invention. The test machine system includes a test bench and a test head, and the test head corresponds to a plurality of communication modules. Test data such as the test signal and the electrical parameters of the test are transmitted between the test head and a plurality of communication modules for wireless transmission. In particular, the communication is performed in a one-to-many manner. Each communication module is coupled to a test module, which is connected to the core circuit. The S-Technology Department uses mechanical components (probes) to transmit test data, so the overall accuracy of the system cannot keep up with the fast-growing wafer operating speed. Relatively '«302l6.doc -11 - 1376516 The integrated circuit component detection system of the present invention transmits test data between the test machine and the device to be tested by wireless communication, so that the overall time is precise and/or economical. The integrated circuit of the components is uniform and is not limited by the mechanical components, and can be applied to the electrical detection of the high-speed integrated circuit. In particular, the integrated circuit component detection system of the present invention can be used to diagnose the failure of the component to be tested in addition to the electrical measurement of the component to be tested. The technical contents and technical features of the present invention have been disclosed as above, and those skilled in the art can still make various substitutions and modifications without departing from the spirit and scope of the invention. Therefore, the scope of the invention should be construed as not limited by the scope of the invention, and the invention is intended to be BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 illustrates an integrated circuit component detecting system of a first embodiment of the present invention; FIG. 2 illustrates an integrated circuit component testing system of a second embodiment of the present invention; FIG. 3 illustrates a third embodiment of the present invention. FIG. 4 illustrates an integrated circuit component detecting system of a fourth embodiment of the present invention; FIG. 5 illustrates an integrated circuit component detecting system of a fifth embodiment of the present invention; FIG. 6 illustrates a sixth embodiment of the present invention. The integrated circuit component detecting system of the seventh embodiment of the present invention; and FIG. 8 and FIG. 9 are schematic diagrams showing the signal transmission of the integrated circuit component detecting system of the embodiment of the present invention. [Main component symbol description] 10 integrated circuit component detection system 20 test machine I30216.doc -12- 1376516 22 first transceiver module 2 6 detection unit 3 0 component under test 3 4 self test circuit 3 8 second transceiver module Group 42 power regulator 50 circuit board 62 conveyor 7 integrated circuit component detection system 80 integrated circuit component detection system 1 00 integrated circuit component detection system 111 test head I 1 3 carrier II 5 physical layer module 1 1 7 power regulator 1 1 9 clock generator 12 1 core circuit 123 memory BIST 125 analog BIST 130 second transceiver module
13 4檢測單元 1 10'測試機 120' DUT13 4 detection unit 1 10' test machine 120' DUT
1 10"測試機 120" DUT 24 物理層模組 28診斷單元 32 核心電路 36控制器 40 時脈產生器 44標示暫存器 60積體電路元件檢測系統 64 預定測試位置 72 封裝晶粒 90晶圓 1 1 0測試機 1 12測試台 1 14第一收發模組 1 1 6通訊模組 1 1 8通訊控制器1 10"Testing Machine 120" DUT 24 Physical Layer Module 28 Diagnostic Unit 32 Core Circuit 36 Controller 40 Clock Generator 44 Marking Register 60 Integrated Circuit Component Detection System 64 Predetermined Test Location 72 Package Grain 90 Wafer 1 1 0 test machine 1 12 test station 1 14 first transceiver module 1 1 6 communication module 1 1 8 communication controller
120 DUT 122測試模組120 DUT 122 test module
124 邏輯 BIST 126測試控制器 132診斷單元 14 0積體電路元件檢測糸統 113'承載器 150積體電路元件檢測系統 113"承載器 1302l6.doc -13-124 Logic BIST 126 Test Controller 132 Diagnostic Unit 14 0 Integrated Circuit Component Detection System 113' Carrier 150 Integrated Circuit Component Detection System 113"Carrier 1302l6.doc -13-
Claims (1)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/114,768 US7904768B2 (en) | 2005-05-04 | 2008-05-03 | Probing system for integrated circuit devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200946934A TW200946934A (en) | 2009-11-16 |
| TWI376516B true TWI376516B (en) | 2012-11-11 |
Family
ID=44870185
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW097141279A TWI376516B (en) | 2008-05-03 | 2008-10-28 | Probing system for integrated circuit device |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI376516B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110313711A1 (en) | 2010-06-16 | 2011-12-22 | Broadcom Corporation | Identifying Defective Semiconductor Components on a Wafer Using Component Triangulation |
| US9002673B2 (en) * | 2010-06-16 | 2015-04-07 | Broadcom Corporation | Simultaneous testing of semiconductor components on a wafer |
| TWI675571B (en) * | 2018-06-15 | 2019-10-21 | 沅聖科技股份有限公司 | Method for verifying wireless transceiver |
-
2008
- 2008-10-28 TW TW097141279A patent/TWI376516B/en active
Also Published As
| Publication number | Publication date |
|---|---|
| TW200946934A (en) | 2009-11-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI264551B (en) | System for probing integrated circuit devices | |
| US7675309B2 (en) | Probing system for integrated circuit device | |
| US8373429B2 (en) | Method and apparatus for interrogating an electronic component | |
| US8390307B2 (en) | Method and apparatus for interrogating an electronic component | |
| CN105070320B (en) | A kind of memory crystal round test approach and memory test machine | |
| TWI364084B (en) | ||
| TWI387762B (en) | Test system and test substrate unit | |
| US20070182438A1 (en) | Wireless Test Cassette | |
| US20110006794A1 (en) | Method and apparatus for interrogating electronic equipment components | |
| US8125235B2 (en) | Apparatus for mass die testing | |
| JP6339232B2 (en) | Semiconductor device and multichip module | |
| CN102680876A (en) | Systems and methods of testing semiconductor devices | |
| US6842022B2 (en) | System and method for heterogeneous multi-site testing | |
| US7904768B2 (en) | Probing system for integrated circuit devices | |
| JP5282082B2 (en) | Probe apparatus and test system | |
| TWI376516B (en) | Probing system for integrated circuit device | |
| JP2005030877A (en) | Semiconductor integrated circuit device with wireless control test function | |
| JP2009289334A (en) | Semiconductor device and test method | |
| EP3218729A1 (en) | Assembling devices for probe card testing | |
| TWI392888B (en) | Probing system for integrated circuit device | |
| Wu et al. | The HOY tester-Can IC testing go wireless? | |
| TW201250262A (en) | Testing device, testing system and testing method | |
| US8037089B2 (en) | Test system | |
| US20210208197A1 (en) | On-chip current sensor | |
| US20060186907A1 (en) | Method and apparatus for semiconductor testing utilizing dies with integrated circuit |