TWI371101B - Methods for erasing and programming memory devices and semiconductor device - Google Patents
Methods for erasing and programming memory devices and semiconductor deviceInfo
- Publication number
- TWI371101B TWI371101B TW096111970A TW96111970A TWI371101B TW I371101 B TWI371101 B TW I371101B TW 096111970 A TW096111970 A TW 096111970A TW 96111970 A TW96111970 A TW 96111970A TW I371101 B TWI371101 B TW I371101B
- Authority
- TW
- Taiwan
- Prior art keywords
- erasing
- methods
- semiconductor device
- memory devices
- programming memory
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/69—IGFETs having charge trapping gate insulators, e.g. MNOS transistors
- H10D30/691—IGFETs having charge trapping gate insulators, e.g. MNOS transistors having more than two programming levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
- G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/68—Floating-gate IGFETs
- H10D30/687—Floating-gate IGFETs having more than two programming levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/68—Floating-gate IGFETs
- H10D30/6891—Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode
- H10D30/6893—Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode wherein the floating gate has multiple non-connected parts, e.g. multi-particle floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/69—IGFETs having charge trapping gate insulators, e.g. MNOS transistors
- H10D30/694—IGFETs having charge trapping gate insulators, e.g. MNOS transistors characterised by the shapes, relative sizes or dispositions of the gate electrodes
- H10D30/697—IGFETs having charge trapping gate insulators, e.g. MNOS transistors characterised by the shapes, relative sizes or dispositions of the gate electrodes having trapping at multiple separated sites, e.g. multi-particles trapping sites
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/031—Manufacture or treatment of data-storage electrodes
- H10D64/037—Manufacture or treatment of data-storage electrodes comprising charge-trapping insulators
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/399,130 US7394702B2 (en) | 2006-04-05 | 2006-04-05 | Methods for erasing and programming memory devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200746402A TW200746402A (en) | 2007-12-16 |
| TWI371101B true TWI371101B (en) | 2012-08-21 |
Family
ID=38564154
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW096111970A TWI371101B (en) | 2006-04-05 | 2007-04-04 | Methods for erasing and programming memory devices and semiconductor device |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7394702B2 (zh) |
| EP (1) | EP2005436A2 (zh) |
| JP (1) | JP2009532911A (zh) |
| KR (1) | KR101308692B1 (zh) |
| CN (1) | CN101432820B (zh) |
| TW (1) | TWI371101B (zh) |
| WO (1) | WO2007114955A2 (zh) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI300931B (en) * | 2006-06-20 | 2008-09-11 | Macronix Int Co Ltd | Method of operating non-volatile memory device |
| US20080023699A1 (en) * | 2006-07-26 | 2008-01-31 | Macronix International Co., Ltd. | A test structure and method for detecting charge effects during semiconductor processing |
| US7596030B2 (en) * | 2006-08-01 | 2009-09-29 | Macronix International Co., Ltd. | Method for improving memory device cycling endurance by providing additional pulse |
| US7916550B2 (en) * | 2006-11-17 | 2011-03-29 | Macronix International Co., Ltd. | Method and apparatus for operating nonvolatile memory with floating voltage at one of the source and drain regions |
| US7652923B2 (en) * | 2007-02-02 | 2010-01-26 | Macronix International Co., Ltd. | Semiconductor device and memory and method of operating thereof |
| JP2008227403A (ja) | 2007-03-15 | 2008-09-25 | Spansion Llc | 半導体装置およびその製造方法 |
| JP5425378B2 (ja) * | 2007-07-30 | 2014-02-26 | スパンション エルエルシー | 半導体装置の製造方法 |
| KR100877483B1 (ko) * | 2007-10-04 | 2009-01-07 | 주식회사 동부하이텍 | 플래시 메모리 소자 및 그 제조 방법 |
| TWI442400B (zh) | 2010-02-22 | 2014-06-21 | Acer Inc | 記憶體元件之操作方法 |
| US9368606B2 (en) | 2012-12-14 | 2016-06-14 | Cypress Semiconductor Corporation | Memory first process flow and device |
| US20140167142A1 (en) | 2012-12-14 | 2014-06-19 | Spansion Llc | Use Disposable Gate Cap to Form Transistors, and Split Gate Charge Trapping Memory Cells |
| US10014380B2 (en) | 2012-12-14 | 2018-07-03 | Cypress Semiconductor Corporation | Memory first process flow and device |
| KR102293874B1 (ko) | 2014-12-10 | 2021-08-25 | 삼성전자주식회사 | 반도체 장치 및 반도체 장치의 제조 방법 |
| WO2024210502A1 (ko) * | 2023-04-05 | 2024-10-10 | 서울대학교산학협력단 | 전하저장형 터널링 트랜지스터 소자 및 이의 제조방법과 그 부울 논리 연산 방법 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6768165B1 (en) | 1997-08-01 | 2004-07-27 | Saifun Semiconductors Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
| TW439231B (en) * | 2000-01-11 | 2001-06-07 | Winbond Electronics Corp | Multi-level memory cell |
| US6261904B1 (en) * | 2000-02-10 | 2001-07-17 | Advanced Micro Devices, Inc. | Dual bit isolation scheme for flash devices |
| US6355514B1 (en) * | 2000-02-10 | 2002-03-12 | Advanced Micro Devices, Inc. | Dual bit isolation scheme for flash devices |
| US6242306B1 (en) * | 2000-07-28 | 2001-06-05 | Advanced Micro Devices | Dual bit isolation scheme for flash memory devices having polysilicon floating gates |
| US6538925B2 (en) | 2000-11-09 | 2003-03-25 | Innotech Corporation | Semiconductor memory device, method of manufacturing the same and method of driving the same |
| US20030062567A1 (en) | 2001-09-28 | 2003-04-03 | Wei Zheng | Non volatile dielectric memory cell structure with high dielectric constant capacitive coupling layer |
| EP1313149A1 (en) * | 2001-11-14 | 2003-05-21 | STMicroelectronics S.r.l. | Process for fabricating a dual charge storage location memory cell |
| US6639271B1 (en) * | 2001-12-20 | 2003-10-28 | Advanced Micro Devices, Inc. | Fully isolated dielectric memory cell structure for a dual bit nitride storage device and process for making same |
| US6914820B1 (en) * | 2002-05-06 | 2005-07-05 | Multi Level Memory Technology | Erasing storage nodes in a bi-directional nonvolatile memory cell |
| US6735123B1 (en) * | 2002-06-07 | 2004-05-11 | Advanced Micro Devices, Inc. | High density dual bit flash memory cell with non planar structure |
| US6906959B2 (en) * | 2002-11-27 | 2005-06-14 | Advanced Micro Devices, Inc. | Method and system for erasing a nitride memory device |
| US6795342B1 (en) * | 2002-12-02 | 2004-09-21 | Advanced Micro Devices, Inc. | System for programming a non-volatile memory cell |
| US6768160B1 (en) * | 2003-01-28 | 2004-07-27 | Advanced Micro Devices, Inc. | Non-volatile memory cell and method of programming for improved data retention |
| US7184315B2 (en) * | 2003-11-04 | 2007-02-27 | Micron Technology, Inc. | NROM flash memory with self-aligned structural charge separation |
| US7049651B2 (en) * | 2003-11-17 | 2006-05-23 | Infineon Technologies Ag | Charge-trapping memory device including high permittivity strips |
| US6956254B2 (en) * | 2003-12-01 | 2005-10-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multilayered dual bit memory device with improved write/erase characteristics and method of manufacturing |
| CN1677568A (zh) * | 2004-04-01 | 2005-10-05 | 上海宏力半导体制造有限公司 | 闪存的双位记忆胞结构 |
| CN1719617A (zh) * | 2005-07-08 | 2006-01-11 | 北京大学 | 两端存储信息的双位闪存单元及其读取方法 |
-
2006
- 2006-04-05 US US11/399,130 patent/US7394702B2/en active Active
-
2007
- 2007-04-04 TW TW096111970A patent/TWI371101B/zh not_active IP Right Cessation
- 2007-04-05 JP JP2009504339A patent/JP2009532911A/ja active Pending
- 2007-04-05 WO PCT/US2007/008683 patent/WO2007114955A2/en not_active Ceased
- 2007-04-05 KR KR1020087026872A patent/KR101308692B1/ko not_active Expired - Fee Related
- 2007-04-05 EP EP07774953A patent/EP2005436A2/en not_active Withdrawn
- 2007-04-05 CN CN2007800148670A patent/CN101432820B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| EP2005436A2 (en) | 2008-12-24 |
| WO2007114955A2 (en) | 2007-10-11 |
| KR101308692B1 (ko) | 2013-09-13 |
| JP2009532911A (ja) | 2009-09-10 |
| KR20090006158A (ko) | 2009-01-14 |
| CN101432820A (zh) | 2009-05-13 |
| US20070247923A1 (en) | 2007-10-25 |
| TW200746402A (en) | 2007-12-16 |
| US7394702B2 (en) | 2008-07-01 |
| CN101432820B (zh) | 2012-11-28 |
| WO2007114955A3 (en) | 2008-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI371101B (en) | Methods for erasing and programming memory devices and semiconductor device | |
| TWI369760B (en) | Non-volatile semiconductor memory device and method of making the same | |
| TWI340486B (en) | Semiconductor memory device | |
| EP2186095A4 (en) | NON-IGNITIC SEMICONDUCTOR MEMORY | |
| TWI346954B (en) | Nonvolatile semiconductor memory device | |
| EP2232498A4 (en) | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE | |
| TWI371759B (en) | Flash memory device and method of operating the same | |
| TWI369681B (en) | Method for programming a solid state memory device and a solid state memory device | |
| GB2432444B (en) | Flash memory device and word line enable method thereof | |
| TWI346340B (en) | Semiconductor memory device and memory system including the same | |
| TWI370522B (en) | Semiconductor memory device | |
| EP2235721A4 (en) | NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE | |
| TWI366893B (en) | Non-volatile memory device and method for manufacturing the same | |
| TWI340386B (en) | Semiconductor memory and memory system | |
| EP2135250A4 (en) | DEVICE AND METHOD FOR INTEGRATING NON-VOLATILE MEMORY CAPACITY IN SRAM COMPONENTS | |
| DE602005012028D1 (de) | Nichtflüchtige Halbleiterspeicheranordnung und Leseverfahren | |
| DE602007000219D1 (de) | Nichtflüchtige Speichervorrichtung und Betriebsverfahren dafür | |
| EP2232501A4 (en) | FLASH MEMORY ARRANGEMENT AND FLASH MEMORY PROGRAMMING METHOD WITH DECAYING THE WEAKNESS | |
| TWI367486B (en) | Memory device and refresh method thereof | |
| DE602007002041D1 (de) | Nichtflüchtige Speichervorrichtung und Verfahren zum Betreiben derselben | |
| TWI367497B (en) | Semiconductor memory apparatus and its operation method | |
| TWI348701B (en) | Semiconductor memory and method for testing the same | |
| TWI347608B (en) | Method and device for managing behavior of memory devices | |
| EP2240935A4 (en) | SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR APPLYING VOLTAGE TO A MEMORY CELL | |
| TWI316207B (en) | Memory system and method of writing into nonvolatile semiconductor memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |