TWI266215B - Method for analyzing power noise and method for reducing the same - Google Patents
Method for analyzing power noise and method for reducing the sameInfo
- Publication number
- TWI266215B TWI266215B TW091118119A TW91118119A TWI266215B TW I266215 B TWI266215 B TW I266215B TW 091118119 A TW091118119 A TW 091118119A TW 91118119 A TW91118119 A TW 91118119A TW I266215 B TWI266215 B TW I266215B
- Authority
- TW
- Taiwan
- Prior art keywords
- unit blocks
- design
- network model
- power network
- components
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
- G01R29/26—Measuring noise figure; Measuring signal-to-noise ratio
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/06—Power analysis or power optimisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW091118119A TWI266215B (en) | 2002-08-12 | 2002-08-12 | Method for analyzing power noise and method for reducing the same |
| US10/299,361 US7079998B2 (en) | 2002-08-12 | 2002-11-19 | Method for analyzing power noise and method for reducing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW091118119A TWI266215B (en) | 2002-08-12 | 2002-08-12 | Method for analyzing power noise and method for reducing the same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TWI266215B true TWI266215B (en) | 2006-11-11 |
Family
ID=31493297
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW091118119A TWI266215B (en) | 2002-08-12 | 2002-08-12 | Method for analyzing power noise and method for reducing the same |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7079998B2 (zh) |
| TW (1) | TWI266215B (zh) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI460991B (zh) * | 2007-12-12 | 2014-11-11 | 希諾皮斯股份有限公司 | 可變阻抗之閘控去耦合單元 |
| US9183345B2 (en) | 2014-01-14 | 2015-11-10 | Industrial Technology Research Institute | Apparatus and method for generating a power delivery network |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1635274B1 (en) * | 2004-02-25 | 2011-07-13 | Panasonic Corporation | Device and method for checking printed circuit board power source isolation |
| US7278120B2 (en) * | 2004-07-23 | 2007-10-02 | Synplicity, Inc. | Methods and apparatuses for transient analyses of circuits |
| EP2226641A3 (en) | 2005-07-05 | 2010-10-06 | Freescale Semiconductor, Inc. | Device and method for compensating for voltage drops |
| EP1952214A1 (en) | 2005-11-15 | 2008-08-06 | Freescale Semiconductor, Inc. | Device and method for compensating for voltage drops |
| JP2009187325A (ja) * | 2008-02-06 | 2009-08-20 | Nec Electronics Corp | 半導体集積回路の設計方法および設計支援装置 |
| KR101046731B1 (ko) * | 2008-12-26 | 2011-07-05 | 주식회사 하이닉스반도체 | 파워 분배 장치와 그를 갖는 메모리 장치 |
| KR101532634B1 (ko) * | 2008-12-31 | 2015-07-01 | 삼성전자주식회사 | 풀-칩의 결함 메탈라인 검출 방법 및 시스템 |
| US9262572B2 (en) * | 2014-06-27 | 2016-02-16 | Apple Inc. | Fast and accurate capacitance checker |
| US9806524B2 (en) * | 2014-10-23 | 2017-10-31 | Glenn Kenton Rosendahl | Electrical power tranmission |
| US10491002B2 (en) * | 2014-10-23 | 2019-11-26 | Glenn Kenton Rosendahl | Electrical power transmission |
| US9767240B2 (en) * | 2015-11-19 | 2017-09-19 | Globalfoundries Inc. | Temperature-aware integrated circuit design methods and systems |
| US20170308639A1 (en) * | 2016-04-25 | 2017-10-26 | Mediatek Inc. | Method for analyzing ir drop and electromigration of ic |
| CN110535489B (zh) * | 2019-08-08 | 2021-03-16 | 国网新疆电力有限公司营销服务中心(资金集约中心、计量中心) | 低压载波通信高频干扰信号的采集与播放系统 |
| CN112289697B (zh) * | 2020-10-20 | 2024-09-24 | 上海兆芯集成电路股份有限公司 | 验证方法 |
| TWI815410B (zh) | 2022-04-22 | 2023-09-11 | 創意電子股份有限公司 | 晶片功率消耗的分析器及其分析方法 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4247007A (en) * | 1978-11-02 | 1981-01-27 | Yuriko Kai | Strands and netting and screens made thereof |
| US6067409A (en) * | 1996-06-28 | 2000-05-23 | Lsi Logic Corporation | Advanced modular cell placement system |
| US6026223A (en) * | 1996-06-28 | 2000-02-15 | Scepanovic; Ranko | Advanced modular cell placement system with overlap remover with minimal noise |
| US6618847B1 (en) * | 1998-11-13 | 2003-09-09 | Stmicroelectronics, Inc. | Power stabilizer using under-utilized standard cells |
| US7707305B2 (en) * | 2000-10-17 | 2010-04-27 | Cisco Technology, Inc. | Methods and apparatus for protecting against overload conditions on nodes of a distributed network |
| US6665843B2 (en) * | 2001-01-20 | 2003-12-16 | International Business Machines Corporation | Method and system for quantifying the integrity of an on-chip power supply network |
| WO2003078652A2 (en) * | 2002-03-15 | 2003-09-25 | Nanomix, Inc. | Modification of selectivity for sensing for nanostructure device arrays |
| US20030212973A1 (en) * | 2002-05-13 | 2003-11-13 | Shen Lin | Methods for full-chip vectorless dynamic IR analysis in IC designs |
-
2002
- 2002-08-12 TW TW091118119A patent/TWI266215B/zh not_active IP Right Cessation
- 2002-11-19 US US10/299,361 patent/US7079998B2/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI460991B (zh) * | 2007-12-12 | 2014-11-11 | 希諾皮斯股份有限公司 | 可變阻抗之閘控去耦合單元 |
| US9183345B2 (en) | 2014-01-14 | 2015-11-10 | Industrial Technology Research Institute | Apparatus and method for generating a power delivery network |
Also Published As
| Publication number | Publication date |
|---|---|
| US20040030511A1 (en) | 2004-02-12 |
| US7079998B2 (en) | 2006-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI266215B (en) | Method for analyzing power noise and method for reducing the same | |
| Martins et al. | AIDA: Automated analog IC design flow from circuit level to layout | |
| TW200506666A (en) | Method for computer simulation of the core in a core-reactor | |
| US7281223B2 (en) | System and method for modeling an integrated circuit system | |
| TW200636614A (en) | Method and apparatus for enhancing a digital elevation model (DEM) for topographical modeling | |
| CN102169513A (zh) | 布线设计系统及方法 | |
| Ding et al. | Accurate crosstalk noise modeling for early signal integrity analysis | |
| US20020157069A1 (en) | Method and apparatus for preparing a simulation model semiconductor integrated circuit at power terminal for simulating electromagnetic interference | |
| CN115270674B (zh) | 一种基于自动化的带时序裕量的lib提取方法和装置 | |
| CN100576214C (zh) | 二极管多种仿真器格式的spice模型建模方法 | |
| CN104615794B (zh) | 用于三维电气布线软件中的数字模型构建方法 | |
| KR20010082562A (ko) | 반도체 집적 회로에 대한 전자기 간섭 시뮬레이션을 위한 전원 모델, 전원 모델을 설계하는 방법, 전자기 간섭 시뮬레이터, 전원 모델 생성용 컴퓨터 프로그램, 전원 모델 생성용 컴퓨터 프로그램을 저장하는 저장 매체, 및 전원 모델 설계 지원 시스템 | |
| US20050050481A1 (en) | Systems and methods for determining activity factors of a circuit design | |
| Wang et al. | A simplified design model for random process variability | |
| Akgun et al. | High-Level Energy Estimation in the Sub-V $ _ {{\rm T}} $ Domain: Simulation and Measurement of a Cardiac Event Detector | |
| US8250511B2 (en) | Designing apparatus, designing method, and designing program for semiconductor integrated circuit | |
| Badaroglu et al. | Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding | |
| De Venuto et al. | Automatic 3D design for efficiency optimization of a class E power amplifier | |
| CN111291526A (zh) | 一种新的快速电源环路稳定性仿真的方法 | |
| CN118643791B (zh) | 基于共享器件的集成电路高效设计方法 | |
| JP2013190937A (ja) | 半導体集積回路の電源ノイズ解析装置及び電源ノイズ解析方法 | |
| Zhang et al. | Efficient power network analysis considering multidomain clock gating | |
| Timár et al. | Logi-thermal simulation using high-resolution temperature dependent delay models | |
| TW200731164A (en) | Method and apparatus for calculating image histogram with configurable granularity | |
| JP3296326B2 (ja) | 配線寿命検証方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |