TWI265455B - Integrated data processor - Google Patents
Integrated data processorInfo
- Publication number
- TWI265455B TWI265455B TW94112693A TW94112693A TWI265455B TW I265455 B TWI265455 B TW I265455B TW 94112693 A TW94112693 A TW 94112693A TW 94112693 A TW94112693 A TW 94112693A TW I265455 B TWI265455 B TW I265455B
- Authority
- TW
- Taiwan
- Prior art keywords
- integrated data
- data processor
- execution
- memory
- processor
- Prior art date
Links
- 230000006870 function Effects 0.000 abstract 1
Landscapes
- Advance Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW94112693A TWI265455B (en) | 2005-04-21 | 2005-04-21 | Integrated data processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW94112693A TWI265455B (en) | 2005-04-21 | 2005-04-21 | Integrated data processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200638264A TW200638264A (en) | 2006-11-01 |
| TWI265455B true TWI265455B (en) | 2006-11-01 |
Family
ID=38122230
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW94112693A TWI265455B (en) | 2005-04-21 | 2005-04-21 | Integrated data processor |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI265455B (zh) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8782648B2 (en) | 2007-10-19 | 2014-07-15 | Mstar Semiconductor, Inc. | Information processing system and related method thereof |
| CN106227684A (zh) * | 2016-08-03 | 2016-12-14 | 中国电子科技集团公司第三十八研究所 | 一种高性能dsp访存流水线及其实现方法 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9645820B2 (en) | 2013-06-27 | 2017-05-09 | Intel Corporation | Apparatus and method to reserve and permute bits in a mask register |
| US20170177362A1 (en) * | 2015-12-22 | 2017-06-22 | Intel Corporation | Adjoining data element pairwise swap processors, methods, systems, and instructions |
| US12340222B2 (en) | 2023-09-27 | 2025-06-24 | Apple Inc. | Processor operand management using fusion buffer |
-
2005
- 2005-04-21 TW TW94112693A patent/TWI265455B/zh not_active IP Right Cessation
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8782648B2 (en) | 2007-10-19 | 2014-07-15 | Mstar Semiconductor, Inc. | Information processing system and related method thereof |
| CN106227684A (zh) * | 2016-08-03 | 2016-12-14 | 中国电子科技集团公司第三十八研究所 | 一种高性能dsp访存流水线及其实现方法 |
| CN106227684B (zh) * | 2016-08-03 | 2019-06-04 | 中国电子科技集团公司第三十八研究所 | 一种高性能dsp访存流水线电路及其实现方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| TW200638264A (en) | 2006-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20020169942A1 (en) | VLIW processor | |
| GB2441665A (en) | Primitives to enhance thread-level speculation | |
| TW200710718A (en) | Register file for a digital signal processor operating in an interleaved multi-threaded environment | |
| TW200739420A (en) | Unified non-partitioned register file for a digital signal processor operating in an interleaved multi-threaded environment | |
| KR20010109354A (ko) | 프로세서내의 기록 트래픽을 감소시키는 시스템 및 방법 | |
| JP2007094813A (ja) | プロセッサ | |
| US20210004236A1 (en) | Pipeline flattener with conditional triggers | |
| US20050177703A1 (en) | Thread ID in a multithreaded processor | |
| US20250217156A1 (en) | Pipeline protection for cpus with save and restore of intermediate results | |
| TW200703105A (en) | System and method for handling multi-cycle non-pipelined instruction sequencing | |
| CN112182999A (zh) | 一种基于mips32指令系统的三级流水线cpu设计方法 | |
| ATE484792T1 (de) | Behandlung von vordecodierungsfehlern über zweigkorrektur | |
| TWI265455B (en) | Integrated data processor | |
| US6055628A (en) | Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks | |
| CN101615113A (zh) | 一条指令完成一次蝶形运算的微处理器实现方法 | |
| TW200703097A (en) | Processor and method of indirect register read and write operations | |
| JP2008299729A (ja) | プロセッサ | |
| TW200741536A (en) | Computer having dynamically-changeable instruction set in real time | |
| WO2006075286A3 (en) | A processor and its instruction issue method | |
| JP4607958B2 (ja) | プロセッサおよびプログラム変換装置 | |
| US8966230B2 (en) | Dynamic selection of execution stage | |
| CN101615114B (zh) | 完成两次乘法两次加法两次位移的微处理器实现方法 | |
| Lee et al. | ODALRISC: A small, low power, and configurable 32-bit RISC processor | |
| Kim et al. | Design of high-performance 32-bit embedded processor | |
| CN102662629B (zh) | 一种减少处理器寄存器文件的写端口数目的方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |