TW202507911A - Carrier adherence mechanism of plasma processing system - Google Patents
Carrier adherence mechanism of plasma processing system Download PDFInfo
- Publication number
- TW202507911A TW202507911A TW112130209A TW112130209A TW202507911A TW 202507911 A TW202507911 A TW 202507911A TW 112130209 A TW112130209 A TW 112130209A TW 112130209 A TW112130209 A TW 112130209A TW 202507911 A TW202507911 A TW 202507911A
- Authority
- TW
- Taiwan
- Prior art keywords
- processed
- substrate
- pasting
- electrode plate
- plasma process
- Prior art date
Links
- 239000000758 substrate Substances 0.000 claims abstract description 140
- 239000000853 adhesive Substances 0.000 claims abstract description 101
- 230000001070 adhesive effect Effects 0.000 claims abstract description 101
- 238000000034 method Methods 0.000 claims abstract description 79
- 239000012790 adhesive layer Substances 0.000 claims description 36
- 239000010410 layer Substances 0.000 claims description 23
- 239000002184 metal Substances 0.000 claims description 17
- 238000000926 separation method Methods 0.000 claims description 16
- 238000011282 treatment Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 13
- 230000000694 effects Effects 0.000 description 7
- 238000006073 displacement reaction Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000017525 heat dissipation Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000009832 plasma treatment Methods 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- 101001045744 Sus scrofa Hepatocyte nuclear factor 1-beta Proteins 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
Images
Landscapes
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
Abstract
Description
本申請係有關於一種載體黏貼機構,特別是指一種電漿製程系統的載體黏貼機構及載體黏貼方法。The present application relates to a carrier pasting mechanism, and more particularly to a carrier pasting mechanism and a carrier pasting method for a plasma process system.
由於科技的進步,許多產業技術逐漸趨於成熟,在半導體產業的表現尤為顯著。以半導體產業觀之,對於晶圓及電路載板的製程,需要對待製程物進行表面的蝕刻、清潔等製程處理。其中,電漿處理作為製程半導體及電路板的主要技術之一,自然佔有一席之地。As technology advances, many industry technologies are becoming more mature, especially in the semiconductor industry. From the perspective of the semiconductor industry, the manufacturing process of wafers and circuit boards requires surface etching, cleaning and other process treatments. Among them, plasma treatment, as one of the main technologies for manufacturing semiconductors and circuit boards, naturally occupies a place.
於電漿製程處理中,由於電漿製程腔體內所產生的熱因素,會使得待製程物發生翹曲或位移問題。對此,一般會採用邊緣夾持固定的方式將待製程物固定於電漿製程腔體內,藉以防止待製程物產生翹曲或滑移之情形。然而,在待製程物被夾持的過程中,也是有可能發生待製程物因為碰觸到夾持物件而發生位移的狀況,使得後續製程發生對位不精準的情形。During plasma processing, the heat generated in the plasma processing chamber may cause the object to warp or shift. To address this, the object is usually fixed in the plasma processing chamber by edge clamping to prevent the object from warping or slipping. However, during the clamping process, the object may move due to contact with the clamping object, resulting in inaccurate alignment in subsequent processes.
因此,為解決上述問題,實為目前業者所要克服的一大課題。Therefore, solving the above problems is a major issue that the industry must overcome.
本申請之主要目的,在於改善過去電漿製程腔體內所產生的熱因素,使得待製程基板有翹曲情形,進而導致待製程基板製程良率下降之問題。The main purpose of this application is to improve the thermal factors generated in the plasma process chamber in the past, which causes the substrate to be processed to warp, thereby resulting in a decrease in the process yield of the substrate to be processed.
本申請之另一目的,在於避免待製程基板在被固定夾持的期間,發生待製程基板位移,而使得後續製程發生對位不精準的問題。Another purpose of the present application is to prevent the substrate to be processed from shifting while being fixed and clamped, thereby preventing the subsequent process from having inaccurate alignment.
前述目的並不妨礙其他目的之存在。若所屬技術領域之具有通常知識者自說明書、申請專利範圍或圖式等之記載可以導出之目的者,亦包含在本申請目的中。因此,本申請的目的不侷限於前述列舉之目的。The above purpose does not preclude the existence of other purposes. If a person with ordinary knowledge in the relevant technical field can derive the purpose from the description of the specification, patent application scope or drawings, it is also included in the purpose of this application. Therefore, the purpose of this application is not limited to the above listed purposes.
為達成上述目的,本申請提供一種電漿製程系統的載體黏貼機構,其設於一真空電漿製程腔體內並用於對一待製程基板進行電漿製程處理,真空電漿製程腔體內設有一第一電極,載體黏貼機構包含有一第二電極板及一雙面黏貼件。第一電極與第二電極板對應設置,第二電極板與第一電極之間形成一電漿製程空間;雙面黏貼件設置於待製程基板及第二電極板之間,雙面黏貼件相鄰於待製程基板一側之黏貼力大於雙面黏貼件相鄰於第二電極板一側之黏貼力,以使待製程基板與第二電極板分離時,雙面黏貼件停留於待製程基板上。To achieve the above-mentioned purpose, the present application provides a carrier pasting mechanism of a plasma process system, which is arranged in a vacuum plasma process chamber and used to perform plasma process treatment on a substrate to be processed. A first electrode is arranged in the vacuum plasma process chamber, and the carrier pasting mechanism includes a second electrode plate and a double-sided pasting member. The first electrode and the second electrode plate are arranged correspondingly, and a plasma process space is formed between the second electrode plate and the first electrode; the double-sided adhesive piece is arranged between the substrate to be processed and the second electrode plate, and the adhesive force of the double-sided adhesive piece adjacent to one side of the substrate to be processed is greater than the adhesive force of the double-sided adhesive piece adjacent to one side of the second electrode plate, so that when the substrate to be processed and the second electrode plate are separated, the double-sided adhesive piece stays on the substrate to be processed.
於本申請另一實施例中,本申請提供一種電漿製程系統的載體黏貼方法,其對一真空電漿製程腔體內的一待製程基板進行電漿製程處理,真空電漿製程腔體內設有一第一電極,載體黏貼方法包含以下步驟:In another embodiment of the present application, the present application provides a carrier pasting method of a plasma process system, which performs a plasma process on a substrate to be processed in a vacuum plasma process chamber, wherein a first electrode is disposed in the vacuum plasma process chamber. The carrier pasting method comprises the following steps:
步驟S1:提供一雙面黏貼件,雙面黏貼件包含一第一黏貼層及一第二黏貼層;Step S1: providing a double-sided adhesive member, wherein the double-sided adhesive member comprises a first adhesive layer and a second adhesive layer;
步驟S2:藉由第一黏貼層設置於待製程基板之一側及第二黏貼層設置於一第二電極板之一側,以固定待製程基板並進行電漿製程處理,而待製程基板與第一黏貼層之間的黏貼力大於待製程基板與第二黏貼層之間的黏貼力;Step S2: The substrate to be processed is fixed and subjected to plasma processing by disposing a first adhesive layer on one side of the substrate to be processed and a second adhesive layer on one side of a second electrode plate, and the adhesive force between the substrate to be processed and the first adhesive layer is greater than the adhesive force between the substrate to be processed and the second adhesive layer;
步驟S3:將待製程基板與第二電極板分離;以及Step S3: separating the substrate to be processed from the second electrode plate; and
步驟S4:將雙面黏貼件從待製程基板上分離。Step S4: Separate the double-sided adhesive component from the substrate to be processed.
依據上述技術特徵,本申請具有以下特點:Based on the above technical features, this application has the following characteristics:
1.本申請藉由雙面黏貼件的高黏著力,能將待製程基板黏貼定位於第二電極板上。如此一來,即可有效防止待製程基板因為熱的因素,而發生翹曲的情形,增加待製程基板的製程良率。1. The present application can adhere the substrate to be processed to the second electrode plate by using the high adhesive force of the double-sided adhesive. In this way, the substrate to be processed can be effectively prevented from warping due to heat factors, thereby increasing the process yield of the substrate to be processed.
2.本申請透過將雙面黏貼件設置於待製程基板與第二電極板之間,可防止待製程基板發生位移的狀況,避免後續製程有對位不精準的問題。2. The present application prevents displacement of the substrate to be processed by placing a double-sided adhesive between the substrate to be processed and the second electrode plate, thereby avoiding the problem of inaccurate alignment in subsequent processes.
3.本申請藉由雙面黏貼件相鄰於待製程基板一側之黏貼力大於雙面黏貼件相鄰於第二電極板一側之黏貼力,於待製程基板與第二電極板分離時,使雙面黏貼件可停留於待製程基板上。降低因雙面黏貼件黏貼過緊而有無法分離的情形。3. In this application, the adhesion force of the double-sided adhesive piece adjacent to one side of the substrate to be processed is greater than the adhesion force of the double-sided adhesive piece adjacent to one side of the second electrode plate, so that the double-sided adhesive piece can stay on the substrate to be processed when the substrate to be processed and the second electrode plate are separated, thereby reducing the situation where the double-sided adhesive piece cannot be separated due to being too tightly adhered.
為便於說明本申請於上述發明內容一欄中所表示的中心思想,茲以具體實施例表達。實施例中各種不同物件係按適於說明之比例、尺寸、變形量或位移量而描繪,而非按實際元件的比例予以繪製,合先敘明。In order to facilitate the description of the central idea of the present application in the above invention content column, specific embodiments are used for illustration. Various objects in the embodiments are depicted according to the proportions, sizes, deformations or displacements suitable for the description, rather than being drawn according to the proportions of the actual elements, which should be noted in advance.
以下參照各附圖詳細描述本申請的示例性實施例,且不意圖將本申請的技術原理限制於特定公開的實施例,而本申請的範圍僅由申請專利範圍限制,涵蓋了替代、修改和等同物。The following describes in detail exemplary embodiments of the present application with reference to the accompanying drawings, and is not intended to limit the technical principles of the present application to specific disclosed embodiments. Instead, the scope of the present application is limited only by the scope of the patent application, covering alternatives, modifications and equivalents.
請參閱圖1至圖6所示, 本申請提供一種電漿製程系統的載體黏貼機構100,其設於一真空電漿製程腔體1內並用於對一待製程基板2進行電漿製程處理,真空電漿製程腔體1內設有一第一電極3,載體黏貼機構100包含有一第二電極板10及一雙面黏貼件20。於本申請實施例中,待製程基板2可為晶圓、電路載板(例如:PCB、FPCB)、複合載板、軟板、ABF載板等需要真空電漿製程腔體1電漿蝕刻、清潔、鍍膜的物件。Please refer to FIG. 1 to FIG. 6 , the present application provides a
請配合參閱圖1所示,第一電極3與第二電極板10對應設置,第二電極板10與第一電極3之間形成一電漿製程空間4,待製程基板2於電漿製程空間4中進行電漿處理。Please refer to FIG. 1 , the
雙面黏貼件20設置於待製程基板2及第二電極板10之間,雙面黏貼件20相鄰於待製程基板2一側之黏貼力大於雙面黏貼件20相鄰於第二電極板10一側之黏貼力,以使待製程基板2與第二電極板10分離時,雙面黏貼件20停留於待製程基板2上。The double-sided
於本申請一較佳實施例中,雙面黏貼件20可採用矽膠材質來黏貼待製程基板2,待製程基板2可得到較高的黏著力,以防止待製程基板2電漿製程處理中有翹曲及任意位移的情形。其中,雙面黏貼件20之黏貼力可介於0.05kg/inch至1.0kg/inch之間,例如:0.05、0.1、0.2、0.3、0.4、0.5、0.6、0.7、0.8、0.9及1.0kg/inch等黏貼力數值。除此之外,雙面黏貼件20還有可重複黏貼於待製程基板2的材質特性。In a preferred embodiment of the present application, the double-sided
請配合參閱圖2所示,先說明的是,為了方便揭示雙面黏貼件20的位置關係,於圖2中係將待製程基板2係以透明顯示。於本申請一較佳實施例中,雙面黏貼件20為複數個,該些雙面黏貼件20間隔排列形成於待製程基板2表面,使待製程基板2具有複數與該些雙面黏貼件20黏貼的黏貼區2a及該些黏貼區2a外的複數外露區2b。更深入來說,該些黏貼區2a及該些外露區2b可為長條形,且於待製程基板2表面呈條狀排列。請配合參閱圖3所示,於本申請另一實施例中,該些外露區2b可於待製程基板2表面呈田字形排列,而使該些黏貼區2a呈方形。進一步地,該些外露區2b由田字形排列更進一步延伸向對角線,而使該些黏貼區2a呈三角形。Please refer to FIG. 2 . First, it should be noted that, in order to conveniently reveal the positional relationship of the double-
請配合參閱圖4所示,圖4為雙面黏貼件20厚度與待製程基板2溫度關係示意圖。於本申請一較佳實施例中,雙面黏貼件20之厚度可介於0.05mm至0.5mm之間,例如:0.05、0.1、0.16、0.2、0.3、0.4及0.5mm等。假設雙面黏貼件20之厚度小於0.05mm,會導致雙面黏貼件20的黏貼力下降,使得待製程基板2與第二電極板10無法有效地作黏貼。另一方面,若雙面黏貼件20之厚度大於0.5mm,會使待製程基板2過於遠離第二電極板10,而不利於待製程基板2的散熱,進而影響電漿製程的處理。因此,藉由讓雙面黏貼件20之厚度介於0.05mm至0.5mm間可避免有前述問題的發生。Please refer to FIG. 4, which is a schematic diagram showing the relationship between the thickness of the double-sided
請配合參閱圖5及圖6所示,於本申請一較佳實施例中,雙面黏貼件20包含一第一黏貼層23、一本體層24以及一第二黏貼層25。而第一黏貼層23相鄰於待製程基板2之一側,第二黏貼層25相鄰於第二電極板10之一側,而本體層24位於第一黏貼層23與第二黏貼層25之間。其中,第一黏貼層23之黏貼力大於第二黏貼層25之黏貼力,第一黏貼層23之黏貼力與第二黏貼層25之黏貼力可相差大於0.3kg/inch以上。本申請藉由第一黏貼層23大於第二黏貼層25的黏貼力差距,於待製程基板2與第二電極板10分離時,使得黏貼力係數較大的第一黏貼層23仍黏貼於待製程基板2,而黏貼力係數較小的第二黏貼層25會與第二電極板10分離,進而達到雙面黏貼件20停留於待製程基板2之目的。Please refer to FIG. 5 and FIG. 6 , in a preferred embodiment of the present application, the double-sided
於本申請一較佳實施例中,本體層24可採用耐高溫的聚酰亞胺薄膜(Polyimide film)材質,由於本體層24的耐高溫特性,使其不容易因熱因素而產生材質上的變化。In a preferred embodiment of the present application, the
請配合參閱圖7所示,於本申請另一實施例中,第二電極板10可包含一與雙面黏貼件20相鄰的低黏力表面26,並可配合將雙面黏貼件20中的第一黏貼層23及第二黏貼層25黏貼力設定為相同,以達到雙面黏貼件20相鄰於待製程基板2一側之黏貼力大於雙面黏貼件20相鄰於第二電極板10一側之黏貼力的目的。所述低黏力表面26可於第二電極板10表面作改質處理,使雙面黏貼件20與第二電極板10接觸的一側表面黏著力小於待製程基板2與雙面黏貼件20接觸的一側表面黏著力;又或者可在第二電極板10表面作鍍膜處理,使第二電極板10上形成低黏力表面26。Please refer to FIG. 7 , in another embodiment of the present application, the
於本申請一實施例中,更包含有一限位單元30,其設於第二電極板10相鄰於第一電極3之一側,並使待製程基板2被夾設於限位單元30與第二電極板10之間,限位單元30為中間鏤空之框體形狀,並夾制固定待製程基板2之外周緣。藉由限位單元30對待製程基板2之外周緣進行加壓,以進一步的防止待製程基板2遇熱而呈翹曲狀。In one embodiment of the present application, a limiting
請參閱圖8至圖11所示,於本申請一較佳實施例中,第二電極板10更包括有一分離單元11,分離單元11相鄰於待製程基板2,以分離待製程基板2與第二電極板10。其中,本申請提供以下幾種實施方式以說明分離單元11的實施可行性:Please refer to FIG. 8 to FIG. 11 , in a preferred embodiment of the present application, the
1. 請配合參閱圖8所示,分離單元11可包括有一對應外露區2b作設置的灌氣通道111及一氣封件112,氣封件112設置於待製程基板2與第二電極板10之間,並圈圍灌氣通道111與待製程基板2,而於待製程基板2與第二電極板10之間形成一封閉空間5,灌氣通道111藉由輸入氣體至封閉空間5而強迫待製程基板2與第二電極板10分離。1. Please refer to FIG. 8 , the
2. 請配合參閱圖9至圖11所示,分離單元11可包括有複數對應外露區2b(示意於圖2及圖3)作間隔設置的金屬柱體113,該些金屬柱體113可於待製程基板2與第二電極板10之間作移動,該些金屬柱體113推頂待製程基板2以分離待製程基板2與第二電極板10。而本實施例中係使用金屬材質柱體以避免於電漿製程時有電漿干擾之問題。另外,本申請得依實際實施情形調整該些金屬柱體113的數量,舉例來說,可如圖9及圖10所示於第二電極板10上設置較多數量的金屬柱體113來推頂待製程基板2,藉以平均分散推頂待製程基板2的單點壓力。於另一個實施例中,如圖11所示,金屬柱體113間的間隔距離較長,此做法可降低實際設置第二電極板10電路的複雜度。2. Please refer to FIGS. 9 to 11 , the
請參閱圖12所示,於本申請另一實施例中,本申請提供一種電漿製程系統的載體黏貼方法,其對一真空電漿製程腔體1內的一待製程基板2進行電漿製程處理,真空電漿製程腔體1內設有一第一電極3,載體黏貼方法包含有以下步驟。Please refer to FIG. 12 . In another embodiment of the present application, the present application provides a carrier pasting method of a plasma process system, which performs a plasma process on a
步驟S1:提供一雙面黏貼件20,雙面黏貼件20包含一第一黏貼層23及一第二黏貼層25。Step S1: providing a double-
步驟S2:藉由第一黏貼層23設置於待製程基板2之一側及第二黏貼層25設置於一第二電極板10之一側,以固定待製程基板2並進行電漿製程處理,而待製程基板2與第一黏貼層23之間的黏貼力大於第二電極板10與第二黏貼層25之間的黏貼力。於本申請一較佳實施例中,第一黏貼層23之黏貼力與第二黏貼層25之黏貼力相差大於0.3kg/inch以上。Step S2: The first
步驟S3:將待製程基板2與第二電極板10分離。於本申請一較佳實施例中,於步驟S3中:藉由第二電極板10一與第二黏貼層25相鄰的低黏力表面26,以使待製程基板2與第二電極板10分離時,雙面黏貼件20停留於待製程基板2上。Step S3: Separate the
於本申請一較佳實施例中,於步驟S3中:藉由第二電極板10提供一與待製程基板2相鄰的分離單元11,分離待製程基板2與第二電極板10。其中,分離單元11提供一對應待製程基板2的複數外露區2b作設置的灌氣通道111及一設置於待製程基板2與第二電極板10之間的氣封件112,氣封件112圈圍灌氣通道111與待製程基板2,而於待製程基板2與第二電極板10之間形成一封閉空間5,藉由灌氣通道111輸入氣體至封閉空間5而強迫待製程基板2與第二電極板10分離。於另一實施例中,分離單元11提供複數對應待製程基板2的複數外露區2b作間隔設置的金屬柱體113,該些金屬柱體113可於待製程基板2與第二電極板10之間作移動,藉由該些金屬柱體113推頂待製程基板2以分離待製程基板2與第二電極板10。In a preferred embodiment of the present application, in step S3: a
步驟S4:將雙面黏貼件20從待製程基板2分離。而分離單元11可包含有一機械手臂,藉以移動與雙面黏貼件20分離後的待製程基板2。Step S4: Separate the double-
綜合上述技術特徵,本申請有以下特點:Combining the above technical features, this application has the following characteristics:
1.本申請透過雙面黏貼件20的高黏著力,將待製程基板2黏貼定位於第二電極板10上,以防止待製程基板2於電漿製程中,因為熱因素而有翹曲的情形。1. The present application utilizes the high adhesive force of the double-
2.本申請藉由將雙面黏貼件20設置於待製程基板2與第二電極板10之間,能防止待製程基板2發生位移的情形,避免後續製程有對位不精準的問題。2. The present application prevents displacement of the
3.雙面黏貼件20相鄰於待製程基板2一側之黏貼力大於雙面黏貼件20相鄰於第二電極板10一側之黏貼力,使待製程基板2與第二電極板10分離時,雙面黏貼件20可停留於待製程基板2上,防止黏貼過緊而有無法分離之問題。3. The adhesive force of the double-
4.本申請雙面黏貼件20之厚度介於0.05mm至0.5mm之間,除了不影響待製程基板2的散熱效果而有較佳的冷卻效果外,還能兼顧高黏著力。4. The thickness of the double-
5.本申請藉由該些雙面黏貼件20間隔排列形成於待製程基板2表面,如此一來,可以減少雙面黏貼件20黏貼於待製程基板2表面的面積,進而降低花費雙面黏貼件20的成本。5. In the present application, the double-sided
前述功效並不妨礙其他功效之存在。若所屬技術領域之具有通常知識者自說明書、申請專利範圍或圖式等之記載可以導出之功效者,亦包含在本申請功效中。因此,本申請的功效不侷限於前述列舉之功效。The aforementioned effects do not preclude the existence of other effects. If the effects can be derived from the description of the specification, patent application scope or drawings by a person with ordinary knowledge in the relevant technical field, they are also included in the effects of this application. Therefore, the effects of this application are not limited to the aforementioned effects.
以上所舉實施例僅用以說明本申請而已,非用以限制本申請之範圍。舉凡不違本申請精神所從事的種種修改或變化,俱屬本申請意欲保護之範疇。The above embodiments are only used to illustrate the present application and are not intended to limit the scope of the present application. Any modifications or changes that do not violate the spirit of the present application are within the scope of protection intended by the present application.
100:載體黏貼機構 1:真空電漿製程腔體
2:待製程基板 2a:黏貼區
2b:外露區 3:第一電極
4:電漿製程空間 5:封閉空間
10:第二電極板 11:分離單元
111:灌氣通道 112:氣封件
113:金屬柱體 20:雙面黏貼件
23:第一黏貼層 24:本體層
25:第二黏貼層 26:低黏力表面
30:限位單元 S1:步驟
S2:步驟 S3:步驟
S4:步驟
100: Carrier pasting mechanism 1: Vacuum plasma process chamber
2: Substrate to be processed 2a:
圖1係為本申請一較佳實施例之真空電漿製程腔體實施示意圖。 圖2係為本申請一較佳實施例之載體黏貼機構立體外觀示意圖。 圖3係為本申請另一較佳實施例之載體黏貼機構立體外觀示意圖。 圖4係為本申請一較佳實施例之雙面黏貼件厚度-待製程基板溫度關係示意圖。 圖5係為本申請一較佳實施例之載體黏貼機構局部放大示意圖。 圖6係為本申請一較佳實施例之雙面黏貼件結構剖面示意圖。 圖7係為本申請第二較佳實施例之載體黏貼機構局部放大示意圖。 圖8係為本申請第三較佳實施例之載體黏貼機構局部放大示意圖。 圖9係為本申請第四較佳實施例之載體黏貼機構局部放大示意圖。 圖10係為本申請第四較佳實施例之載體黏貼機構實施示意圖。 圖11係為本申請第五較佳實施例之載體黏貼機構局部放大示意圖。 圖12係為本申請一較佳實施例之載體黏貼方法步驟流程示意圖。 Figure 1 is a schematic diagram of a vacuum plasma process chamber implementation of a preferred embodiment of the present application. Figure 2 is a schematic diagram of a three-dimensional appearance of a carrier pasting mechanism of a preferred embodiment of the present application. Figure 3 is a schematic diagram of a three-dimensional appearance of a carrier pasting mechanism of another preferred embodiment of the present application. Figure 4 is a schematic diagram of the relationship between the thickness of a double-sided pasting piece and the temperature of a substrate to be processed in a preferred embodiment of the present application. Figure 5 is a partially enlarged schematic diagram of a carrier pasting mechanism of a preferred embodiment of the present application. Figure 6 is a schematic diagram of a cross-sectional structure of a double-sided pasting piece of a preferred embodiment of the present application. Figure 7 is a partially enlarged schematic diagram of a carrier pasting mechanism of a second preferred embodiment of the present application. Figure 8 is a partially enlarged schematic diagram of the carrier pasting mechanism of the third preferred embodiment of this application. Figure 9 is a partially enlarged schematic diagram of the carrier pasting mechanism of the fourth preferred embodiment of this application. Figure 10 is a schematic diagram of the implementation of the carrier pasting mechanism of the fourth preferred embodiment of this application. Figure 11 is a partially enlarged schematic diagram of the carrier pasting mechanism of the fifth preferred embodiment of this application. Figure 12 is a schematic diagram of the step flow of the carrier pasting method of the first preferred embodiment of this application.
2:待製程基板 2: Substrate to be processed
10:第二電極板 10: Second electrode plate
23:第一黏貼層 23: First adhesive layer
24:本體層 24: Body layer
25:第二黏貼層 25: Second adhesive layer
30:限位單元 30: Limiting unit
Claims (17)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112130209A TW202507911A (en) | 2023-08-11 | 2023-08-11 | Carrier adherence mechanism of plasma processing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW112130209A TW202507911A (en) | 2023-08-11 | 2023-08-11 | Carrier adherence mechanism of plasma processing system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202507911A true TW202507911A (en) | 2025-02-16 |
Family
ID=95555233
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112130209A TW202507911A (en) | 2023-08-11 | 2023-08-11 | Carrier adherence mechanism of plasma processing system |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TW202507911A (en) |
-
2023
- 2023-08-11 TW TW112130209A patent/TW202507911A/en unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5126091B2 (en) | Work stage and exposure apparatus using the work stage | |
| US7232591B2 (en) | Method of using an adhesive for temperature control during plasma processing | |
| TWI731482B (en) | Template for supporting mask, template for supporting mask metal sheet, producing method of template for supporting mask and producing method of mask integrated frame | |
| JP4878109B2 (en) | Substrate transfer system and substrate transfer method | |
| JP6939596B2 (en) | Manufacturing method of substrate for power module and ceramics-copper joint | |
| JP4096636B2 (en) | Wafer support jig and semiconductor element manufacturing method using the same | |
| TWI731481B (en) | Producing device of mask integrated frame | |
| WO2016167233A1 (en) | Substrate-holding mechanism, film formation device, and method for holding substrate | |
| TW202022981A (en) | Substrate fixing device | |
| JP5100579B2 (en) | Adsorption device for substrate and method for handling substrate | |
| CN107527852B (en) | Ceramic electrostatic chuck device and its manufacturing process | |
| JP2003282690A (en) | Electrostatic chuck | |
| JP2007067037A (en) | Vacuum processing equipment | |
| TW202507911A (en) | Carrier adherence mechanism of plasma processing system | |
| JP4420507B2 (en) | Substrate exposure method and apparatus | |
| JPS62193141A (en) | Wafer holding mechanism | |
| TWM647658U (en) | Carrier pasting mechanism of plasma process system | |
| CN220710238U (en) | Carrier sticking mechanism of plasma processing system | |
| JP2000216233A (en) | Method and apparatus for fabricating wafer spacing mask on substrate support chuck | |
| CN119517712A (en) | Carrier pasting mechanism and carrier pasting method of plasma process system | |
| JP4403531B2 (en) | Manufacturing method of electrostatic chuck unit | |
| TWI808417B (en) | Method and system for transferring alignment marks between substrate systems | |
| JP2007180273A (en) | Manufacturing method of semiconductor device | |
| CN115547875B (en) | Substrate heating support device and semiconductor machine | |
| TWI819623B (en) | Carrier attachment mechanism of plasma process system |