[go: up one dir, main page]

TW202007243A - Printed circuit board and method for manufacturing the same - Google Patents

Printed circuit board and method for manufacturing the same Download PDF

Info

Publication number
TW202007243A
TW202007243A TW107124864A TW107124864A TW202007243A TW 202007243 A TW202007243 A TW 202007243A TW 107124864 A TW107124864 A TW 107124864A TW 107124864 A TW107124864 A TW 107124864A TW 202007243 A TW202007243 A TW 202007243A
Authority
TW
Taiwan
Prior art keywords
circuit
conductive circuit
conductive
layer
substrate
Prior art date
Application number
TW107124864A
Other languages
Chinese (zh)
Other versions
TWI669035B (en
Inventor
胡先欽
沈芾雲
何明展
莊毅強
Original Assignee
大陸商鵬鼎控股(深圳)股份有限公司
大陸商宏啟勝精密電子(秦皇島)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商鵬鼎控股(深圳)股份有限公司, 大陸商宏啟勝精密電子(秦皇島)有限公司 filed Critical 大陸商鵬鼎控股(深圳)股份有限公司
Priority to TW107124864A priority Critical patent/TWI669035B/en
Application granted granted Critical
Publication of TWI669035B publication Critical patent/TWI669035B/en
Publication of TW202007243A publication Critical patent/TW202007243A/en

Links

Images

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)

Abstract

A printed circuit board, the printed circuit board includes a first circuit substrate, a second circuit substrate, and at least one resistive element. The first circuit substrate includes at least one first conductive circuit layer. The first conductive circuit layer includes at least one first conductive circuit. The second circuit substrate includes at least one second conductive circuit layer. The second conductive circuit layer includes at least one second conductive circuit. The resistive element is formed between the first conductive circuit layer and the second conductive circuit layer. One end of the resistive element is bonded and electrically connected to the first conductive circuit, and the other end is bonded and electrically connected to the second conductive circuit. The disclosure also provides a method for manufacturing the printed circuit board.

Description

電路板及電路板的製作方法Circuit board and manufacturing method of circuit board

本發明涉及電路板製作領域,尤其涉及一種含有電阻元件的電路板及電路板的製作方法。The invention relates to the field of circuit board manufacturing, in particular to a circuit board containing a resistance element and a method of manufacturing the circuit board.

隨著電阻元件向微型化發展,內埋技術應運而生。其具有如下優勢:封裝面積消減與低耗電化、提升信號品質及降低電磁干擾雜訊與高頻電源安定化。With the development of resistive elements to miniaturization, embedded technology came into being. It has the following advantages: reduction of packaging area and low power consumption, improvement of signal quality, reduction of electromagnetic interference noise and stabilization of high-frequency power supply.

內埋技術中常用的內埋被動組件主要有:電感元件、電容元件及電阻元件。The embedded passive components commonly used in the embedded technology mainly include: inductive components, capacitive components and resistive components.

例如,內埋電阻元件的通常做法是:先將電阻元件內埋在同一導電線路層內,再增層,制程複雜;且電阻元件的材料多使用NiCr,NiP等合金層,但是這些材料通常被材料商控制,導致內埋有電阻元件的電路板的製作成本較高。For example, the common practice of buried resistance elements is: first bury the resistance element in the same conductive circuit layer, and then add layers, the process is complicated; and the resistance element material mostly uses alloy layers such as NiCr and NiP, but these materials are usually Material vendors control, resulting in higher manufacturing costs of circuit boards with embedded resistance elements.

有鑑於此,本發明提供一種成本低的電路板及電路板的製作方法。In view of this, the present invention provides a low-cost circuit board and a method for manufacturing the circuit board.

一種電路板,該電路板包括一第一電路基板、一第二電路基板及至少一電阻元件;該第一電路基板包括至少一第一導電線路層,該第一導電線路層包括至少一第一導電線路,該第二電路基板包括至少一第二導電線路層,該第二導電線路層包括至少一第二導電線路,該電阻元件形成在該第一導電線路層及該第二導電線路層之間,該電阻元件的一端與該第一導電線路相貼合且電性連接,另一端與該第二導電線路相貼合且電性連接。A circuit board includes a first circuit substrate, a second circuit substrate, and at least one resistive element; the first circuit substrate includes at least a first conductive circuit layer, and the first conductive circuit layer includes at least a first Conductive circuit, the second circuit substrate includes at least one second conductive circuit layer, the second conductive circuit layer includes at least one second conductive circuit, the resistance element is formed between the first conductive circuit layer and the second conductive circuit layer At one time, one end of the resistive element is attached and electrically connected to the first conductive circuit, and the other end is attached and electrically connected to the second conductive circuit.

進一步地,該第一導電線路包括一垂直於該第一電路基板延伸方向的第一側面,該第二導電線路包括一垂直於該第二電路基板延伸方向的第二側面,該電阻元件分別與該第一側面及該第二側面相貼合且電性連接。Further, the first conductive circuit includes a first side perpendicular to the extending direction of the first circuit substrate, the second conductive circuit includes a second side perpendicular to the extending direction of the second circuit substrate, and the resistance elements are respectively The first side and the second side are attached and electrically connected.

進一步地,該第一導電線路還包括一與該第一側面垂直相連的第一表面,該第二導電線路還包括一與該第二側面垂直相連的第二表面,該電阻元件與該第一表面及該第二表面中的至少一個相貼合且電性連接。Further, the first conductive circuit further includes a first surface vertically connected to the first side surface, the second conductive circuit further includes a second surface vertically connected to the second side surface, the resistance element and the first surface At least one of the surface and the second surface is attached and electrically connected.

進一步地,該電阻元件的至少一與該第一側面相背的表面與該第一導電線路層的第一導電線路之間形成有第一間隙,該電阻元件的至少一與該第二側面相背的表面與該第二導電線路層的第二導電線路之間形成有第二間隙;該第一電路基板及該第二電路基板通過一膠層粘合在一起,該膠層迭設在該第一導電線路層和第二導電線路層之間且填充於該第一間隙及該第二間隙內。Further, a first gap is formed between at least one surface of the resistance element opposite to the first side and the first conductive circuit of the first conductive circuit layer, and at least one of the resistance element is opposite to the second side A second gap is formed between the surface of the back and the second conductive circuit of the second conductive circuit layer; the first circuit substrate and the second circuit substrate are bonded together by an adhesive layer, and the adhesive layer is stacked on the The first conductive circuit layer and the second conductive circuit layer are filled between the first gap and the second gap.

進一步地,該電阻元件由一種電阻材料製成,該電阻材料為一種熱固化膠體,該電阻材料主要由樹脂、硬化劑、觸媒及導電填料組成,在該電阻材料中,該樹脂所占的重量百分比為19.5~35%,該硬化劑所占的重量百分比為10~17%,該觸媒所占的重量百分比為0~1%,該導電填料所占的重量百分比為46~69%,該樹脂由環氧樹脂、二聚酸改性聚酯及聚丙二醇二縮水甘油基醚中的一種或多種組成。Further, the resistance element is made of a resistance material, the resistance material is a thermosetting colloid, the resistance material is mainly composed of resin, hardener, catalyst and conductive filler, in the resistance material, the resin accounts for The weight percentage is 19.5~35%, the weight percentage of the hardener is 10-17%, the weight percentage of the catalyst is 0~1%, the weight percentage of the conductive filler is 46~69%, The resin is composed of one or more of epoxy resin, dimer acid modified polyester and polypropylene glycol diglycidyl ether.

進一步地,該膠體中還含有添加劑,該添加劑所占的重量百分比為0.2~2%。Further, the colloid also contains an additive, and the weight percentage of the additive is 0.2-2%.

一種電路板的製作方法,其包括如下步驟:提供一第一電路基板中間體及一第二電路基板中間體;該第一電路基板中間體包括一第一導電線路層,該第一導電線路層包括至少一第一導電線路;該第二電路基板中間體包括一第二導電線路層,該第二導電線路層包括至少一第二導電線路;提供一膠層,並將該膠層壓合在該第二導電線路層上,該膠層包括一第一通槽;提供一電阻材料並將該電阻材料印刷在該第一通槽內,使得該電阻材料與該第二導電線路相貼合且電性連接;及 將該第一電路基板中間體壓合在該第二電路基板中間體上,並使得該電阻材料與該第一導電線路相貼合且電性連接。A method for manufacturing a circuit board includes the following steps: providing a first circuit substrate intermediate and a second circuit substrate intermediate; the first circuit substrate intermediate includes a first conductive circuit layer, the first conductive circuit layer At least one first conductive circuit is included; the second circuit substrate intermediate includes a second conductive circuit layer, the second conductive circuit layer includes at least one second conductive circuit; an adhesive layer is provided, and the adhesive is laminated on On the second conductive circuit layer, the adhesive layer includes a first through-groove; providing a resistive material and printing the resistive material in the first through-groove, so that the resistive material is in contact with the second conductive circuit and Electrical connection; and pressing the first circuit board intermediate body on the second circuit board intermediate body, and making the resistive material and the first conductive circuit fit and electrically connected.

進一步地,該第一導電線路包括一垂直於該第一電路基板延伸方向的第一側面,該第二導電線路包括一垂直於該第二電路基板延伸方向的第二側面,該電阻元件分別與該第一側面及該第二側面相貼合且電性連接。Further, the first conductive circuit includes a first side perpendicular to the extending direction of the first circuit substrate, the second conductive circuit includes a second side perpendicular to the extending direction of the second circuit substrate, and the resistance elements are respectively The first side and the second side are attached and electrically connected.

進一步地,該第一導電線路還包括一與該第一側面垂直相連的第一表面,該第二導電線路還包括一與該第二側面垂直相連的第二表面,該電阻元件與該第一表面及該第二表面中的至少一個相貼合且電性連接。Further, the first conductive circuit further includes a first surface vertically connected to the first side surface, the second conductive circuit further includes a second surface vertically connected to the second side surface, the resistance element and the first surface At least one of the surface and the second surface is attached and electrically connected.

進一步地,該電阻元件的至少一與該第一側面相背的表面與該第一導電線路層的第一導電線路之間形成有第一間隙,該電阻元件的至少一與該第二側面相背的表面與該第二導電線路層的第二導電線路之間形成有第二間隙;該膠層填充於該第一間隙及該第二間隙內。Further, a first gap is formed between at least one surface of the resistance element opposite to the first side and the first conductive circuit of the first conductive circuit layer, and at least one of the resistance element is opposite to the second side A second gap is formed between the surface of the back and the second conductive circuit of the second conductive circuit layer; the adhesive layer is filled in the first gap and the second gap.

與現有技術相比,本發明提供的製作電阻元件的電阻材料的製作成本低。另外,本發明提供的電路板及製作方法,採用上述電阻材料作為該電阻元件的製作材料,可以通過印刷的方式將電阻元件形成兩個電路基板中間體中間,並在增層的過程中固化成型,可以簡化制程。Compared with the prior art, the manufacturing cost of the resistance material provided by the present invention is low. In addition, the circuit board and the manufacturing method provided by the present invention adopt the above-mentioned resistive material as the manufacturing material of the resistive element, and the resistive element can be formed in the middle of two circuit substrate intermediates by printing, and cured and formed during the build-up process , Can simplify the process.

為能進一步闡述本發明達成預定發明目的所採取的技術手段及功效,以下結合附圖1-13及較佳實施方式,對本發明提供的電路板及其製作方法的具體實施方式、結構、特徵及其功效,作出如下詳細說明。In order to further illustrate the technical means and effects of the present invention to achieve the intended purpose of the invention, the specific implementation, structure, features and the circuit board and manufacturing method provided by the present invention are described below in conjunction with the accompanying drawings 1-13 and preferred embodiments. The function is explained in detail as follows.

請參閱圖1,本發明第一實施例提供一種含有電阻元件31的電路板100。該電路板100包括一第一電路基板70、一第二電路基板80、一電阻元件31及一膠層41。該第一電路基板70及該第二電路基板80通過該膠層41粘結在一起,該電阻元件31位於該第一電路基板70及該第二電路基板80之間。Please refer to FIG. 1, a first embodiment of the present invention provides a circuit board 100 including a resistance element 31. The circuit board 100 includes a first circuit substrate 70, a second circuit substrate 80, a resistance element 31 and an adhesive layer 41. The first circuit substrate 70 and the second circuit substrate 80 are bonded together by the adhesive layer 41, and the resistance element 31 is located between the first circuit substrate 70 and the second circuit substrate 80.

該第一電路基板70包括一絕緣的第一基材層11、形成在該第一基材層11的相背兩表面上的第一導電線路層14和第三導電線路層16及形成在該第三導電線路層16的遠離該第一基材層11的表面上的第一防焊層17。The first circuit substrate 70 includes an insulating first substrate layer 11, first conductive circuit layer 14 and third conductive circuit layer 16 formed on opposite surfaces of the first substrate layer 11 and formed on the The first solder resist layer 17 on the surface of the third conductive circuit layer 16 away from the first substrate layer 11.

該第一基材層11的材質通常可選用聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)或聚萘二甲酸乙二醇酯(Polyethylene Naphthalate,PEN)、聚乙烯(polyethylene,PE)、特氟龍(Teflon)、液晶高分子聚合物(liquid crystal polymer,LCP)、聚氯乙烯(polyvinyl chloride polymer,PVC)等等可撓性材料中的一種。也可以為樹脂板、陶瓷板等硬性支撐材料中的一種。The material of the first substrate layer 11 can generally be selected from polyimide (PI), polyethylene terephthalate (Polyethylene Terephthalate, PET) or polyethylene naphthalate (Polyethylene Naphthalate, PEN), polyethylene (PE), Teflon, liquid crystal polymer (LCP), polyvinyl chloride polymer (PVC) and other flexible materials . It may also be one of rigid supporting materials such as resin plates and ceramic plates.

該第一導電線路層14包括至少一條第一導電線路141。每條該第一導電線路141包括一與該第一電路基板70延伸方向平行的第一表面1411及與該第一表面1411垂直相連的第一側面1412。該第一表面1411遠離該第一基材層11。The first conductive circuit layer 14 includes at least one first conductive circuit 141. Each first conductive line 141 includes a first surface 1411 parallel to the extending direction of the first circuit substrate 70 and a first side surface 1412 perpendicularly connected to the first surface 1411. The first surface 1411 is away from the first substrate layer 11.

該第二電路基板80包括一絕緣的第二基材層21、形成在該第二基材層21的相背兩表面上的第二導電線路層24和第四導電線路層26及形成在該第四導電線路層26的遠離該第二基材層21的表面上的第二防焊層27。該第二導電線路層24與該第一導電線路層14相對。The second circuit substrate 80 includes an insulating second substrate layer 21, second conductive circuit layers 24 and fourth conductive circuit layers 26 formed on opposite surfaces of the second substrate layer 21, and formed on the The second solder resist layer 27 on the surface of the fourth conductive circuit layer 26 away from the second substrate layer 21. The second conductive circuit layer 24 is opposite to the first conductive circuit layer 14.

該第二基材層21的材質通常可選用聚醯亞胺(polyimide,PI)、聚對苯二甲酸乙二醇酯(Polyethylene Terephthalate,PET)或聚萘二甲酸乙二醇酯(Polyethylene Naphthalate,PEN)、聚乙烯(polyethylene,PE)、特氟龍(Teflon)、液晶高分子聚合物(liquid crystal polymer,LCP)、聚氯乙烯(polyvinyl chloride polymer,PVC)等等可撓性材料中的一種。也可以為樹脂板、陶瓷板等硬性支撐材料中的一種。The material of the second substrate layer 21 can generally be selected from polyimide (PI), polyethylene terephthalate (Polyethylene Terephthalate, PET) or polyethylene naphthalate (Polyethylene Naphthalate, PEN), polyethylene (PE), Teflon, liquid crystal polymer (LCP), polyvinyl chloride polymer (PVC) and other flexible materials . It may also be one of rigid supporting materials such as resin plates and ceramic plates.

該第二導電線路層24包括至少一條第二導電線路241。每條該第二導電線路241包括一與該第二電路基板80延伸方向平行的第二表面2411及一與該第二表面2411垂直相連的第二側面2412。該第二表面2411遠離該第二基材層21。The second conductive circuit layer 24 includes at least one second conductive circuit 241. Each second conductive line 241 includes a second surface 2411 parallel to the extending direction of the second circuit substrate 80 and a second side surface 2412 perpendicularly connected to the second surface 2411. The second surface 2411 is away from the second substrate layer 21.

該電阻元件31由電阻材料30經加熱加壓固化成型而得。The resistance element 31 is obtained by heating, pressing and curing the resistance material 30.

該電阻材料30為一種熱固化膠體,該電阻材料30主要由樹脂、硬化劑、觸媒、導電填料及添加劑攪拌混合而成。The resistance material 30 is a thermosetting colloid. The resistance material 30 is mainly formed by stirring and mixing resin, hardener, catalyst, conductive filler and additives.

在該電阻材料30中,該樹脂所占的重量百分比為19.5~35%,該硬化劑所占的重量百分比為10~17%,該觸媒所占的重量百分比為0~1%,該導電填料所占的重量百分比為46~69%,該添加劑所占的重量百分比為0.2~2%。In the resistance material 30, the weight percentage of the resin is 19.5 to 35%, the weight percentage of the hardener is 10 to 17%, and the weight percentage of the catalyst is 0 to 1%, the conductive The weight percentage of the filler is 46~69%, and the weight percentage of the additive is 0.2~2%.

該樹脂可以為單一樹脂,也可以為多種樹脂的混合物。 在本實施例中,該樹脂包括環氧樹脂、二聚酸改性聚酯及聚丙二醇二縮水甘油基醚。其中,該環氧樹脂的結構式為:

Figure 02_image001
;該聚丙二醇二縮水甘油基醚的結構式為:
Figure 02_image003
。The resin may be a single resin or a mixture of multiple resins. In this embodiment, the resin includes epoxy resin, dimer acid modified polyester, and polypropylene glycol diglycidyl ether. Among them, the structural formula of the epoxy resin is:
Figure 02_image001
; The structural formula of the polypropylene glycol diglycidyl ether is:
Figure 02_image003
.

該硬化劑可以為脂肪胺固化劑、聚醯胺固化劑、脂環胺固化劑等常規硬化劑。在本實施例中,該硬化劑為聚醯胺固化劑。The hardener may be a conventional hardener such as a fatty amine curing agent, a polyamide curing agent, an alicyclic amine curing agent. In this embodiment, the hardener is a polyamide curing agent.

該觸媒可以為咪唑類物質。在本實施例中,該觸媒優選為2-十一烷基咪唑,該2-十一烷基咪唑的化學式為

Figure 02_image005
。The catalyst may be imidazole. In this embodiment, the catalyst is preferably 2-undecylimidazole, and the chemical formula of the 2-undecylimidazole is
Figure 02_image005
.

該導電填料可以為表面包覆銀粉、金粉、鎳粉等的銅粒子中的一種或幾種。The conductive filler may be one or more of copper particles coated with silver powder, gold powder, nickel powder and the like.

在本實施例中,該導電填料優選為表面包覆銀粉的銅粒子,即為銀包銅粉。In this embodiment, the conductive filler is preferably copper particles coated with silver powder on the surface, that is, silver-coated copper powder.

該添加劑可以為矽烷增粘劑、有機高分子型的防沉劑等。The additive may be a silane tackifier, an organic polymer type anti-settling agent, etc.

在本實施例中,該添加劑為矽烷增粘劑,其化學式為:

Figure 02_image007
。In this embodiment, the additive is a silane tackifier, and its chemical formula is:
Figure 02_image007
.

該電阻元件31位於該第一導電線路層14及該第二導電線路層24之間。The resistance element 31 is located between the first conductive circuit layer 14 and the second conductive circuit layer 24.

在本實施例中,該電阻元件31分別與一條該第一導電線路141的該第一表面1411、第一側面1412及該第二導電線路層24的一條第二導電線路241的第二表面2411、第二側面2412相貼合且電連接。該電阻元件31的至少一與該第一側面1412相背的表面與該第一導電線路層14的第一導電線路141之間形成有第一間隙148,該電阻元件31的至少一與該第二側面2412相背的表面與該第二導電線路層24的第二導電線路241之間形成有第二間隙248。In this embodiment, the resistance element 31 is respectively connected to the first surface 1411 of the first conductive line 141 and the first side surface 1412 and the second surface 2411 of the second conductive line 241 of the second conductive circuit layer 24 2. The second side 2412 is attached and electrically connected. A first gap 148 is formed between at least one surface of the resistance element 31 opposite to the first side surface 1412 and the first conductive line 141 of the first conductive circuit layer 14, at least one of the resistance element 31 and the first A second gap 248 is formed between the surface opposite to the two side surfaces 2412 and the second conductive circuit 241 of the second conductive circuit layer 24.

由於該電阻元件31與該第一表面1411及該第二表面2411相貼合且電連接,使得該電阻元件31部分覆蓋該第一導電線路141及該第二導電線路241,可以增加該電阻元件31與該第一電路基板70及該第二電路基板80之間的接觸面積,進而增強該電阻元件31與該第一導電線路層14及該第二導電線路層24之間的結合力,防止該電阻元件31從該第一導電線路層14及該第二導電線路層24之間剝離。Since the resistance element 31 is in contact with and electrically connected to the first surface 1411 and the second surface 2411, the resistance element 31 partially covers the first conductive line 141 and the second conductive line 241, which can increase the resistance element 31 and the contact area between the first circuit substrate 70 and the second circuit substrate 80, thereby enhancing the bonding force between the resistance element 31 and the first conductive circuit layer 14 and the second conductive circuit layer 24, preventing The resistance element 31 is peeled from between the first conductive circuit layer 14 and the second conductive circuit layer 24.

該膠層41迭設在該第一導電線路層14和第二導電線路層24之間且填充於該第一間隙148及該第二間隙248內。The adhesive layer 41 is stacked between the first conductive circuit layer 14 and the second conductive circuit layer 24 and fills the first gap 148 and the second gap 248.

該電路板100還包括至少一貫穿該電路板100的導電通孔60,該導電通孔60電連接該第三導電線路層16、該第一導電線路層14、該第二導電線路層24及該第四導電線路層26。其中,該第一防焊層17及該第二防焊層27還填充於該導電通孔60內。The circuit board 100 further includes at least one conductive via 60 penetrating through the circuit board 100, the conductive via 60 electrically connecting the third conductive circuit layer 16, the first conductive circuit layer 14, the second conductive circuit layer 24 and The fourth conductive circuit layer 26. The first solder mask 17 and the second solder mask 27 are also filled in the conductive via 60.

請參閱圖1-12,本發明提供一種含有電阻元件31的電路板100的製作方法,其步驟如下:1-12, the present invention provides a method for manufacturing a circuit board 100 including a resistive element 31, the steps are as follows:

第一步,請參閱圖2~8,提供一第一電路基板中間體71、一膠層41及一第二電路基板中間體81。The first step, please refer to FIGS. 2-8, provides a first circuit substrate intermediate 71, a glue layer 41 and a second circuit substrate intermediate 81.

具體地,請參閱圖3~4,該第一電路基板中間體71的製作方法包括如下步驟:Specifically, please refer to FIGS. 3 to 4, the manufacturing method of the first circuit board intermediate body 71 includes the following steps:

首先,請參閱圖3,提供一第一覆銅基板10,該第一覆銅基板10包括一絕緣的第一基材層11、形成在該第一基材層11的相背兩表面上的第一銅箔層12和第二銅箔層13。First, referring to FIG. 3, a first copper-clad substrate 10 is provided. The first copper-clad substrate 10 includes an insulating first substrate layer 11 formed on opposite surfaces of the first substrate layer 11 The first copper foil layer 12 and the second copper foil layer 13.

其次,請參閱圖4,將該第一銅箔層12製作形成第一導電線路層14,進而形成該第一電路基板中間體71。Next, referring to FIG. 4, the first copper foil layer 12 is formed to form a first conductive circuit layer 14, and then the first circuit board intermediate body 71 is formed.

具體地,該第一導電線路層14是經由影像轉移制程製作而成。Specifically, the first conductive circuit layer 14 is manufactured through an image transfer process.

其中,該第一導電線路層14包括至少一條第一導電線路141。每條該第一導電線路141包括一與該第一電路基板中間體71延伸方向平行的第一表面1411及與該第一表面1411垂直相連的第一側面1412。該第一表面1411遠離該第一基材層11。The first conductive circuit layer 14 includes at least one first conductive circuit 141. Each first conductive line 141 includes a first surface 1411 parallel to the extending direction of the first circuit substrate intermediate body 71 and a first side surface 1412 perpendicularly connected to the first surface 1411. The first surface 1411 is away from the first substrate layer 11.

請參閱圖5~6,該第二電路基板中間體81的製作方法包括如下步驟:Please refer to FIGS. 5-6. The manufacturing method of the second circuit substrate intermediate 81 includes the following steps:

首先,請參考圖5,提供一第二覆銅基板20,該第二覆銅基板20包括一絕緣的第二基材層21、形成在該第二基材層21的相背兩表面上的第三銅箔層22和第四銅箔層23。First, please refer to FIG. 5, a second copper-clad substrate 20 is provided. The second copper-clad substrate 20 includes an insulating second substrate layer 21 formed on opposite surfaces of the second substrate layer 21. The third copper foil layer 22 and the fourth copper foil layer 23.

其次,請參閱圖6,將該第三銅箔層22製作形成一第二導電線路層24,進而形成該第二電路基板中間體81。Next, referring to FIG. 6, the third copper foil layer 22 is formed to form a second conductive circuit layer 24, and then the second circuit substrate intermediate 81 is formed.

具體地,該第二導電線路層24是經由影像轉移制程製作而成。Specifically, the second conductive circuit layer 24 is manufactured through an image transfer process.

其中,該第二導電線路層24包括至少一條第二導電線路241。每條該第二導電線路241包括一與該第二電路基板80延伸方向平行的第二表面2411及一與該第二表面2411垂直相連的第二側面2412。該第二表面2411遠離該第二基材層21。The second conductive circuit layer 24 includes at least one second conductive circuit 241. Each second conductive line 241 includes a second surface 2411 parallel to the extending direction of the second circuit substrate 80 and a second side surface 2412 perpendicularly connected to the second surface 2411. The second surface 2411 is away from the second substrate layer 21.

請參閱圖7~8,該膠層41的製作方法包括如下步驟:Please refer to FIGS. 7-8. The manufacturing method of the adhesive layer 41 includes the following steps:

首先,請參閱圖7,提供一膠片40。First, referring to FIG. 7, a film 40 is provided.

其次,請參閱圖8,在該膠片40上形成貫穿該膠片40的第一通槽414,進而形成該膠層41。Next, referring to FIG. 8, a first through-groove 414 penetrating the film 40 is formed on the film 40 to form the adhesive layer 41.

具體地,可以通過沖型的方式形成該第一通槽414。Specifically, the first through groove 414 may be formed by punching.

第二步,請參閱圖9,先將該膠層41壓合在該第二導電線路層24上,並提供一電阻材料30,將該電阻材料30印刷在該第二導電線路層24的導電線路間隙內,並使得該電阻材料30貫穿該第一通槽414。In the second step, please refer to FIG. 9, the adhesive layer 41 is pressed onto the second conductive circuit layer 24 first, and a resistive material 30 is provided. The resistive material 30 is printed on the conductive layer of the second conductive circuit layer 24 In the circuit gap, the resistance material 30 penetrates the first through slot 414.

在本實施例中,該電阻材料30凸出於該膠層41。在其他實施例中,該電阻材料30還可以與該膠層41平齊。In this embodiment, the resistive material 30 protrudes from the adhesive layer 41. In other embodiments, the resistive material 30 can also be flush with the adhesive layer 41.

具體地,該電阻材料30為一熱固化膠體,該電阻材料30與該第二導電線路層24的第二導電線路241的第二表面2411、第二側面2412相貼合且電連接。該電阻材料30的至少一與該第二側面2412相背的表面與該第二導電線路層24的第二導電線路241之間形成有第二間隙248,在壓合該膠層41的過程中,該膠層41填充於該第二間隙248內。Specifically, the resistive material 30 is a thermosetting colloid. The resistive material 30 is attached to and electrically connected to the second surface 2411 and the second side surface 2412 of the second conductive circuit 241 of the second conductive circuit layer 24. A second gap 248 is formed between at least one surface of the resistive material 30 opposite to the second side surface 2412 and the second conductive circuit 241 of the second conductive circuit layer 24, during the process of pressing the adhesive layer 41 The adhesive layer 41 is filled in the second gap 248.

該電阻材料30用於製作電阻元件31。The resistance material 30 is used to manufacture the resistance element 31.

該電阻材料30為一種熱固化膠體,該電阻材料30主要由樹脂、硬化劑、觸媒、導電填料及添加劑攪拌混合而成。The resistance material 30 is a thermosetting colloid. The resistance material 30 is mainly formed by stirring and mixing resin, hardener, catalyst, conductive filler and additives.

在該電阻材料30中,該樹脂所占的重量百分比為19.5~35%,該硬化劑所占的重量百分比為10~17%,該觸媒所占的重量百分比為0~1%,該導電填料所占的重量百分比為46~69%,該添加劑所占的重量百分比為0.2~2%。In the resistance material 30, the weight percentage of the resin is 19.5 to 35%, the weight percentage of the hardener is 10 to 17%, and the weight percentage of the catalyst is 0 to 1%, the conductive The weight percentage of the filler is 46~69%, and the weight percentage of the additive is 0.2~2%.

該樹脂可以為單一樹脂,也可以為多種樹脂的混合物。The resin may be a single resin or a mixture of multiple resins.

在本實施例中,該樹脂包括環氧樹脂、二聚酸改性聚酯及聚丙二醇二縮水甘油基醚。其中,該環氧樹脂的結構式為:

Figure 02_image001
;該聚丙二醇二縮水甘油基醚的結構式為:
Figure 02_image003
。In this embodiment, the resin includes epoxy resin, dimer acid modified polyester, and polypropylene glycol diglycidyl ether. Among them, the structural formula of the epoxy resin is:
Figure 02_image001
; The structural formula of the polypropylene glycol diglycidyl ether is:
Figure 02_image003
.

該硬化劑可以為脂肪胺固化劑、聚醯胺固化劑、脂環胺固化劑等常規硬化劑。The hardener may be a conventional hardener such as a fatty amine curing agent, a polyamide curing agent, an alicyclic amine curing agent.

該觸媒可以為咪唑類物質。The catalyst may be imidazole.

在本實施例中,該觸媒優選為2-十一烷基咪唑,該2-十一烷基咪唑的化學式為

Figure 02_image005
。In this embodiment, the catalyst is preferably 2-undecylimidazole, and the chemical formula of the 2-undecylimidazole is
Figure 02_image005
.

該導電填料可以為表面包覆銀粉、金粉、鎳粉等的銅粒子中的一種或幾種。The conductive filler may be one or more of copper particles coated with silver powder, gold powder, nickel powder and the like.

在本實施例中,該導電填料優選為表面包覆銀粉的銅粒子,即為銀包銅粉。In this embodiment, the conductive filler is preferably copper particles coated with silver powder on the surface, that is, silver-coated copper powder.

該添加劑可以為矽烷增粘劑、有機高分子型的防沉劑等。The additive may be a silane tackifier, an organic polymer type anti-settling agent, etc.

在本實施例中,該添加劑為矽烷增粘劑,其化學式為:

Figure 02_image007
。In this embodiment, the additive is a silane tackifier, and its chemical formula is:
Figure 02_image007
.

第三步,請參閱圖10,將該第一電路基板中間體71迭設在該第二電路基板中間體81上,並加熱加壓,使該第二電路基板中間體81與該第一電路基板中間體71粘合在一起。In the third step, please refer to FIG. 10, the first circuit board intermediate body 71 is overlaid on the second circuit board intermediate body 81, and heat and pressure are applied to make the second circuit board intermediate body 81 and the first circuit The substrate intermediate bodies 71 are bonded together.

其中,該電阻材料30與該第一導電線路141的該第一表面1411、第一側面1412相貼合且電連接,該電阻材料30的至少一與該第一側面1412相背的表面與該第一導電線路層14的第一導電線路141之間形成有第一間隙148,該膠層41在加熱加壓的過程中,填充入該第一間隙148內。Wherein, the resistive material 30 is attached to and electrically connected to the first surface 1411 and the first side 1412 of the first conductive line 141, and at least one surface of the resistive material 30 opposite to the first side 1412 and the A first gap 148 is formed between the first conductive lines 141 of the first conductive line layer 14, and the adhesive layer 41 is filled into the first gap 148 during the heating and pressing process.

另外,在加熱加壓過程中,該電阻材料30會固化成型,固化成型後的該電阻材料30為電阻元件31。In addition, during the heating and pressurizing process, the resistance material 30 is cured and formed, and the resistance material 30 after curing and molding is the resistance element 31.

由於該電阻元件31位於該第一電路基板中間體71與該第二電路基板中間體81之間,可以通過調整該膠層41的厚度,控制該電阻元件31的厚度,進而控制該電阻元件31的厚度方向的截面的截面積的大小,以在電阻率及電阻長度不變的情況下,改變該電阻元件31的電阻值的大小。Since the resistance element 31 is located between the first circuit board intermediate body 71 and the second circuit board intermediate body 81, the thickness of the resistance element 31 can be controlled by adjusting the thickness of the adhesive layer 41, and then the resistance element 31 can be controlled The size of the cross-sectional area of the cross-section in the thickness direction is to change the size of the resistance value of the resistance element 31 when the resistivity and the length of the resistance remain unchanged.

第四步,請參閱圖11,在壓合後的該第一電路基板中間體71及該第二電路基板中間體81上形成至少一導電通孔60。In the fourth step, please refer to FIG. 11, at least one conductive via 60 is formed on the first circuit substrate intermediate body 71 and the second circuit substrate intermediate body 81 after being pressed.

其中,該導電通孔60電連接該第一導電線路層14、該第二導電線路層24、該第二銅箔層13及該第四銅箔層23。The conductive via 60 is electrically connected to the first conductive circuit layer 14, the second conductive circuit layer 24, the second copper foil layer 13 and the fourth copper foil layer 23.

具體地,可以先通過鐳射蝕孔或機械鑽孔形成至少一通孔,再通過電鍍的方法在該通孔的壁上形成一電鍍層,進而形成該導電通孔60。Specifically, at least one through hole may be formed by laser etching or mechanical drilling, and then a plating layer is formed on the wall of the through hole by electroplating, and then the conductive through hole 60 is formed.

第五步,請參閱圖12,將該第二銅箔層13及該第四銅箔層23分別製作形成第三導電線路層16及第四導電線路層26。In the fifth step, referring to FIG. 12, the second copper foil layer 13 and the fourth copper foil layer 23 are respectively formed to form a third conductive circuit layer 16 and a fourth conductive circuit layer 26.

其中,該導電通孔60電連接該第一導電線路層14、該第二導電線路層24、該第三導電線路層16及該第四導電線路層26。The conductive via 60 is electrically connected to the first conductive circuit layer 14, the second conductive circuit layer 24, the third conductive circuit layer 16 and the fourth conductive circuit layer 26.

第六步,請參閱圖1,在該第三導電線路層16的遠離該第一基材層11的表面上形成一第一防焊層17,在該第四導電線路層26的遠離該第二基材層21的表面上形成一第二防焊層27,並使得該第一防焊層17及該第二防焊層27填充於該導電通孔60內,進而形成該電路板100。Sixth step, please refer to FIG. 1, a first solder resist layer 17 is formed on the surface of the third conductive circuit layer 16 away from the first substrate layer 11, and the fourth conductive circuit layer 26 is away from the first A second solder resist layer 27 is formed on the surface of the two substrate layers 21, and the first solder resist layer 17 and the second solder resist layer 27 are filled in the conductive via 60 to form the circuit board 100.

請參閱圖13,本發明第二實施例提供一種電路板200,該電路板200與該電路板100的結構基本相同,其區別點在於,該電阻元件31並未覆蓋該第一導電線路141及該第二導電線路241。也即,該電阻元件31僅與該第一側面1412及該第二側面2412相貼合且電連接,不與該第一表面1411及該第二表面2411相貼合且電連接。Referring to FIG. 13, a second embodiment of the present invention provides a circuit board 200. The structure of the circuit board 200 and the circuit board 100 are basically the same. The difference is that the resistance element 31 does not cover the first conductive circuit 141 and The second conductive line 241. That is, the resistance element 31 is only attached to and electrically connected to the first side surface 1412 and the second side surface 2412, and is not attached to and electrically connected to the first surface 1411 and the second surface 2411.

當然,該電阻元件31也可以只覆蓋該第一導電線路141及該第二導電線路241中的其中一個。Of course, the resistance element 31 may only cover one of the first conductive line 141 and the second conductive line 241.

與現有技術相比,本發明提供的製作電阻元件的電阻材料的製作成本低。Compared with the prior art, the manufacturing cost of the resistance material provided by the present invention is low.

另外,本發明提供的電路板及製作方法,採用上述電阻材料作為該電阻元件的製作材料,可以通過印刷的方式將電阻元件形成兩個電路基板中間體中間,並在增層的過程中固化成型,可以簡化制程。In addition, the circuit board and the manufacturing method provided by the present invention adopt the above-mentioned resistive material as the manufacturing material of the resistive element, and the resistive element can be formed in the middle of two circuit substrate intermediates by printing, and cured and formed during the build-up process , Can simplify the process.

以上所述,僅是本發明的較佳實施方式而已,並非對本發明任何形式上的限制,雖然本發明已是較佳實施方式揭露如上,並非用以限定本發明,任何熟悉本專業的技術人員,在不脫離本發明技術方案範圍內,當可利用上述揭示的技術內容做出些許更動或修飾為等同變化的等效實施方式,但凡是未脫離本發明技術方案內容,依據本發明的技術實質對以上實施方式所做的任何簡單修改、等同變化與修飾,均仍屬於本發明技術方案的範圍內。The above is only the preferred embodiment of the present invention, and does not limit the present invention in any form. Although the present invention has been disclosed as the preferred embodiment, it is not intended to limit the present invention. Any person skilled in the art , Without departing from the scope of the technical solutions of the present invention, when the technical contents disclosed above can be used to make some changes or modifications to equivalent equivalent implementations, but without departing from the technical solutions of the present invention, the technical essence of the present invention Any simple modifications, equivalent changes and modifications made to the above embodiments still fall within the scope of the technical solution of the present invention.

100,200‧‧‧電路板 10‧‧‧第一覆銅基板 11‧‧‧第一基材層 12‧‧‧第一銅箔層 13‧‧‧第二銅箔層 14‧‧‧第一導電線路層 141‧‧‧第一導電線路 1411‧‧‧第一表面 1412‧‧‧第一側面 148‧‧‧第一間隙 20‧‧‧第二覆銅基板 21‧‧‧第二基材層 22‧‧‧第三銅箔層 23‧‧‧第四銅箔層 24‧‧‧第二導電線路層 241‧‧‧第二導電線路 2411‧‧‧第二表面 2412‧‧‧第二側面 248‧‧‧第二間隙 30‧‧‧電阻材料 31‧‧‧電阻元件 40‧‧‧膠片 41‧‧‧膠層 414‧‧‧第一通槽 60‧‧‧導電通孔 16‧‧‧第三導電線路層 17‧‧‧第一防焊層 26‧‧‧第四導電線路層 27‧‧‧第二防焊層 70‧‧‧第一電路基板 71‧‧‧第一電路基板中間體 80‧‧‧第二電路基板 81‧‧‧第二電路基板中間體 100, 200‧‧‧ circuit board 10‧‧‧The first copper clad substrate 11‧‧‧First substrate layer 12‧‧‧The first copper foil layer 13‧‧‧Second copper foil layer 14‧‧‧ First conductive circuit layer 141‧‧‧The first conductive circuit 1411‧‧‧First surface 1412‧‧‧First side 148‧‧‧ First gap 20‧‧‧Second copper-clad substrate 21‧‧‧Second substrate layer 22‧‧‧The third copper foil layer 23‧‧‧Fourth copper foil layer 24‧‧‧Second conductive circuit layer 241‧‧‧Second Conducting Circuit 2411‧‧‧Second surface 2412‧‧‧Second side 248‧‧‧Second gap 30‧‧‧Resistance material 31‧‧‧Resistance element 40‧‧‧film 41‧‧‧adhesive layer 414‧‧‧The first slot 60‧‧‧conductive through hole 16‧‧‧The third conductive circuit layer 17‧‧‧First solder mask 26‧‧‧The fourth conductive circuit layer 27‧‧‧Second solder mask 70‧‧‧ First circuit board 71‧‧‧ First circuit board intermediate 80‧‧‧ Second circuit board 81‧‧‧Intermediate of the second circuit board

圖1是本發明第一實施例提供的電路板的剖視圖。FIG. 1 is a cross-sectional view of a circuit board provided by a first embodiment of the present invention.

圖2是本發明第一實施例提供的第一電路基板中間體、一膠層及一第二電路基板中間體的剖視圖。2 is a cross-sectional view of a first circuit substrate intermediate body, an adhesive layer, and a second circuit substrate intermediate body provided by the first embodiment of the present invention.

圖3是本發明提供的一第一覆銅基板的剖視圖。3 is a cross-sectional view of a first copper-clad substrate provided by the present invention.

圖4是將圖3所示的第一覆銅基板的一個銅箔層製作形成第一導電線路層,形成圖2所示的第一電路基板中間體的剖視圖。4 is a cross-sectional view of forming a first conductive circuit layer by forming one copper foil layer of the first copper-clad substrate shown in FIG. 3 to form an intermediate body of the first circuit substrate shown in FIG. 2.

圖5是本發明第一實施例提供的第二覆銅基板的剖視圖。5 is a cross-sectional view of a second copper-clad substrate provided by the first embodiment of the present invention.

圖6是將圖5所示的第二覆銅基板的一個銅箔層製作形成第二導電線路層,進而得到圖2所示的第二電路基板中間體的剖視圖。6 is a cross-sectional view of forming a second conductive circuit layer by forming one copper foil layer of the second copper-clad substrate shown in FIG. 5 and further obtaining the intermediate body of the second circuit substrate shown in FIG. 2.

圖7是本發明第一實施例提供的膠片的剖視圖。7 is a cross-sectional view of a film provided by the first embodiment of the present invention.

圖8是將圖7所示的膠片製作形成圖2所示的膠層的剖視圖。8 is a cross-sectional view of forming the film shown in FIG. 7 to form the adhesive layer shown in FIG. 2.

圖9是將圖2所示的膠層壓合在圖6所示的第二導電線路層上,並提供一製作電阻的膠體,將膠體形成在該第一電路基板中間體和該第二電路基板中間體之間的剖視圖。FIG. 9 is to laminate the glue shown in FIG. 2 on the second conductive circuit layer shown in FIG. 6 and provide a glue for making a resistor, and the glue is formed on the intermediate of the first circuit substrate and the second circuit Cross-sectional view between substrate intermediates.

圖10是將圖2中的該第一電路基板中間體形成在該第二電路基板中間體上並加熱加壓後的剖視圖。10 is a cross-sectional view of the first circuit board intermediate body of FIG. 2 formed on the second circuit board intermediate body and heated and pressurized.

圖11是在圖10所示的該第一電路基板中間體及該第二電路基板中間體上形成導電通孔後的剖視圖。FIG. 11 is a cross-sectional view after forming conductive vias in the first circuit board intermediate body and the second circuit board intermediate body shown in FIG. 10.

圖12是將圖3所示的第二銅箔層及圖5所示的第四銅箔層分別製作形成第三導電線路層及第四導電線路層後的剖視圖。12 is a cross-sectional view of the second copper foil layer shown in FIG. 3 and the fourth copper foil layer shown in FIG. 5 after forming a third conductive circuit layer and a fourth conductive circuit layer, respectively.

圖13是本發明第二實施例提供的一種電路板的剖視圖。13 is a cross-sectional view of a circuit board provided by a second embodiment of the present invention.

100‧‧‧電路板 100‧‧‧ circuit board

11‧‧‧第一基材層 11‧‧‧First substrate layer

14‧‧‧第一導電線路層 14‧‧‧ First conductive circuit layer

141‧‧‧第一導電線路 141‧‧‧The first conductive circuit

1411‧‧‧第一表面 1411‧‧‧First surface

1412‧‧‧第一側面 1412‧‧‧First side

148‧‧‧第一間隙 148‧‧‧ First gap

24‧‧‧第二導電線路層 24‧‧‧Second conductive circuit layer

241‧‧‧第二導電線路 241‧‧‧Second Conducting Circuit

2411‧‧‧第二表面 2411‧‧‧Second surface

2412‧‧‧第二側面 2412‧‧‧Second side

248‧‧‧第二間隙 248‧‧‧Second gap

31‧‧‧電阻元件 31‧‧‧Resistance element

41‧‧‧膠層 41‧‧‧adhesive layer

414‧‧‧第一通槽 414‧‧‧The first slot

60‧‧‧導電通孔 60‧‧‧conductive through hole

16‧‧‧第三導電線路層 16‧‧‧The third conductive circuit layer

17‧‧‧第一防焊層 17‧‧‧First solder mask

26‧‧‧第四導電線路層 26‧‧‧The fourth conductive circuit layer

27‧‧‧第二防焊層 27‧‧‧Second solder mask

70‧‧‧第一電路基板 70‧‧‧ First circuit board

80‧‧‧第二電路基板 80‧‧‧ Second circuit board

Claims (10)

一種電路板,該電路板包括一第一電路基板、一第二電路基板及至少一電阻元件;該第一電路基板包括至少一第一導電線路層,該第一導電線路層包括至少一第一導電線路,該第二電路基板包括至少一第二導電線路層,該第二導電線路層包括至少一第二導電線路,其中,該電阻元件形成在該第一導電線路層及該第二導電線路層之間,該電阻元件的一端與該第一導電線路相貼合且電性連接,另一端與該第二導電線路相貼合且電性連接。A circuit board includes a first circuit substrate, a second circuit substrate, and at least one resistive element; the first circuit substrate includes at least a first conductive circuit layer, and the first conductive circuit layer includes at least a first Conductive circuit, the second circuit substrate includes at least one second conductive circuit layer, the second conductive circuit layer includes at least one second conductive circuit, wherein the resistance element is formed on the first conductive circuit layer and the second conductive circuit Between the layers, one end of the resistance element is attached and electrically connected to the first conductive circuit, and the other end is attached and electrically connected to the second conductive circuit. 如請求項第1項所述的電路板,其中,該第一導電線路包括一垂直於該第一電路基板延伸方向的第一側面,該第二導電線路包括一垂直於該第二電路基板延伸方向的第二側面,該電阻元件分別與該第一側面及該第二側面相貼合且電性連接。The circuit board according to claim 1, wherein the first conductive circuit includes a first side perpendicular to the extending direction of the first circuit substrate, and the second conductive circuit includes a perpendicular to the second circuit substrate In the second side of the direction, the resistance element is attached to and electrically connected to the first side and the second side, respectively. 如請求項第2項所述的電路板,其中,該第一導電線路還包括一與該第一側面垂直相連的第一表面,該第二導電線路還包括一與該第二側面垂直相連的第二表面,該電阻元件與該第一表面及該第二表面中的至少一個相貼合且電性連接。The circuit board according to claim 2, wherein the first conductive circuit further includes a first surface vertically connected to the first side surface, and the second conductive circuit further includes a vertically connected surface to the second side surface On the second surface, the resistance element is attached to and electrically connected to at least one of the first surface and the second surface. 如請求項第2項所述的電路板,其中,該電阻元件的至少一與該第一側面相背的表面與該第一導電線路層的第一導電線路之間形成有第一間隙,該電阻元件的至少一與該第二側面相背的表面與該第二導電線路層的第二導電線路之間形成有第二間隙;該第一電路基板及該第二電路基板通過一膠層粘合在一起,該膠層迭設在該第一導電線路層和第二導電線路層之間且填充於該第一間隙及該第二間隙內。The circuit board according to claim 2, wherein a first gap is formed between at least one surface of the resistance element opposite to the first side surface and the first conductive circuit of the first conductive circuit layer, the A second gap is formed between at least one surface of the resistance element opposite to the second side and the second conductive circuit of the second conductive circuit layer; the first circuit substrate and the second circuit substrate are adhered by an adhesive layer Together, the glue layer is stacked between the first conductive circuit layer and the second conductive circuit layer and filled in the first gap and the second gap. 如請求項第1項所述的電路板,其中,該電阻元件由一電阻材料製成,該電阻材料為一種熱固化膠體,該電阻材料主要由樹脂、硬化劑、觸媒及導電填料組成,在該電阻材料中,該樹脂所占的重量百分比為19.5~35%,該硬化劑所占的重量百分比為10~17%,該觸媒所占的重量百分比為0~1%,該導電填料所占的重量百分比為46~69%,該樹脂由環氧樹脂、二聚酸改性聚酯及聚丙二醇二縮水甘油基醚中的一種或多種組成。The circuit board according to claim 1, wherein the resistive element is made of a resistive material, the resistive material is a thermosetting colloid, the resistive material is mainly composed of resin, hardener, catalyst and conductive filler, In the resistance material, the weight percentage of the resin is 19.5 to 35%, the weight percentage of the hardener is 10 to 17%, the weight percentage of the catalyst is 0 to 1%, the conductive filler The weight percentage is 46~69%, the resin is composed of one or more of epoxy resin, dimer acid modified polyester and polypropylene glycol diglycidyl ether. 如請求項第5項所述的電路板,其中,該電阻材料中還含有添加劑,該添加劑所占的重量百分比為0.2~2%。The circuit board according to claim 5, wherein the resistive material further contains an additive, and the weight percentage of the additive is 0.2-2%. 一種電路板的製作方法,其包括如下步驟: 提供一第一電路基板中間體及一第二電路基板中間體;該第一電路基板中間體包括一第一導電線路層,該第一導電線路層包括至少一第一導電線路;該第二電路基板中間體包括一第二導電線路層,該第二導電線路層包括至少一第二導電線路; 提供一膠層,並將該膠層壓合在該第二導電線路層上,該膠層包括一第一通槽; 提供一電阻材料並將該電阻材料印刷在該第一通槽內,以形成電阻元件,該電阻元件的一端與該第二導電線路相貼合且電性連接;及 將該第一電路基板中間體壓合在該第二電路基板中間體上,並使得該電阻元件的另一端與該第一導電線路相貼合且電性連接。A method for manufacturing a circuit board includes the following steps: providing a first circuit substrate intermediate and a second circuit substrate intermediate; the first circuit substrate intermediate includes a first conductive circuit layer and the first conductive circuit layer At least one first conductive circuit is included; the second circuit substrate intermediate includes a second conductive circuit layer, the second conductive circuit layer includes at least one second conductive circuit; an adhesive layer is provided, and the adhesive is laminated on On the second conductive circuit layer, the adhesive layer includes a first through slot; providing a resistive material and printing the resistive material in the first through slot to form a resistive element, one end of the resistive element and the second The conductive circuits are attached and electrically connected; and the first circuit substrate intermediate is pressed onto the second circuit substrate intermediate, and the other end of the resistance element is attached and electrically connected to the first conductive circuit Sexual connection. 如請求項第7項所述的電路板的製作方法,其中,該第一導電線路包括一垂直於該第一電路基板延伸方向的第一側面,該第二導電線路包括一垂直於該第二電路基板延伸方向的第二側面,該電阻元件分別與該第一側面及該第二側面相貼合且電性連接。The method of manufacturing a circuit board according to claim 7, wherein the first conductive circuit includes a first side perpendicular to the extending direction of the first circuit substrate, and the second conductive circuit includes a perpendicular to the second On the second side surface of the circuit board in the extending direction, the resistance element is respectively attached to and electrically connected to the first side surface and the second side surface. 如請求項第8項所述的電路板的製作方法,其中,該第一導電線路還包括一與該第一側面垂直相連的第一表面,該第二導電線路還包括一與該第二側面垂直相連的第二表面,該電阻元件與該第一表面及該第二表面中的至少一個相貼合且電性連接。The method for manufacturing a circuit board according to claim 8, wherein the first conductive circuit further includes a first surface perpendicularly connected to the first side surface, and the second conductive circuit further includes a second surface On the vertically connected second surface, the resistance element is in close contact with and electrically connected to at least one of the first surface and the second surface. 如請求項第8項所述的電路板的製作方法,其中,該電阻元件的至少一與該第一側面相背的表面與該第一導電線路層的第一導電線路之間形成有第一間隙,該電阻元件的至少一與該第二側面相背的表面與該第二導電線路層的第二導電線路之間形成有第二間隙;該膠層填充於該第一間隙及該第二間隙內。The method for manufacturing a circuit board according to claim 8, wherein at least one surface of the resistance element opposite to the first side surface and the first conductive circuit of the first conductive circuit layer are formed with a first A gap, a second gap is formed between at least one surface of the resistance element opposite to the second side and the second conductive circuit of the second conductive circuit layer; the adhesive layer is filled in the first gap and the second Within the gap.
TW107124864A 2018-07-18 2018-07-18 Printed circuit board and method for manufacturing the same TWI669035B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW107124864A TWI669035B (en) 2018-07-18 2018-07-18 Printed circuit board and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107124864A TWI669035B (en) 2018-07-18 2018-07-18 Printed circuit board and method for manufacturing the same

Publications (2)

Publication Number Publication Date
TWI669035B TWI669035B (en) 2019-08-11
TW202007243A true TW202007243A (en) 2020-02-01

Family

ID=68316285

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107124864A TWI669035B (en) 2018-07-18 2018-07-18 Printed circuit board and method for manufacturing the same

Country Status (1)

Country Link
TW (1) TWI669035B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113133202B (en) * 2020-01-15 2022-05-27 碁鼎科技秦皇岛有限公司 Embedded capacitor circuit board and manufacturing method thereof

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW457652B (en) * 2000-10-03 2001-10-01 Advanced Semiconductor Eng Substrate structure and manufacture thereof having build-in passive elements
JP2008210986A (en) * 2007-02-26 2008-09-11 Mitsubishi Electric Corp Ceramic multilayer board and manufacturing method thereof
JPWO2013118455A1 (en) * 2012-02-08 2015-05-11 パナソニックIpマネジメント株式会社 Resistance forming substrate and manufacturing method thereof
CN103881300B (en) * 2012-12-22 2016-08-24 富葵精密组件(深圳)有限公司 Epoxy resin composite material and circuit board and preparation method thereof

Also Published As

Publication number Publication date
TWI669035B (en) 2019-08-11

Similar Documents

Publication Publication Date Title
TWI538573B (en) The flexible printed circuit board
CN108329654B (en) Resistance material, circuit board and manufacturing method of circuit board
TW201343017A (en) Method of manufacturing a capacitor/resistor device
CN107666764A (en) Flexible PCB and preparation method thereof
CN107516764B (en) Antenna structure and method of making the same
CN102281712A (en) Laminated circuit board, bonding sheet, laminated-circuit-board producing method, and bonding-sheet producing method
CN107484323B (en) Multi-layer flexible circuit board and manufacturing method thereof
TW201501600A (en) Printed circuit board and method for manufacturing same
JP4955970B2 (en) Flexible printed wiring board and manufacturing method thereof
JPWO2018097112A1 (en) Multilayer substrate, mounting structure of multilayer substrate on circuit board, and method for manufacturing multilayer substrate
WO2018100922A1 (en) Multilayer wiring substrate
JP6449111B2 (en) Shielding material, electronic parts and adhesive sheet
TWI414217B (en) Embedded multilayer printed circuit board and method for manufacturing same
US9351408B2 (en) Coreless layer buildup structure with LGA and joining layer
TWI669035B (en) Printed circuit board and method for manufacturing the same
US8536459B2 (en) Coreless layer buildup structure with LGA
JP4503583B2 (en) Adhesive sheet for capacitor and method for manufacturing printed wiring board with built-in capacitor using the same
CN111406444A (en) Method of manufacturing flexible printed circuit board and flexible printed circuit board
JP2007173477A (en) Flexible printed wiring board
US20120132464A1 (en) Method for manufacturing printed wiring board, printed wiring board, and electronic device
CN103828493A (en) Method for manufacturing substrate with built-in component and substrate with built-in component using same
JP5077800B2 (en) Manufacturing method of multilayer printed wiring board
TWI439201B (en) Electronic apparatus
KR20130033851A (en) Multi layer pcb and manufacturing method thereof
CN103098564B (en) Multilayer printed wiring board and manufacturing method thereof