TW201900333A - 矽 wafer grinding method - Google Patents
矽 wafer grinding method Download PDFInfo
- Publication number
- TW201900333A TW201900333A TW107113771A TW107113771A TW201900333A TW 201900333 A TW201900333 A TW 201900333A TW 107113771 A TW107113771 A TW 107113771A TW 107113771 A TW107113771 A TW 107113771A TW 201900333 A TW201900333 A TW 201900333A
- Authority
- TW
- Taiwan
- Prior art keywords
- polishing
- slurry
- polishing pad
- wafer
- concentration
- Prior art date
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/11—Lapping tools
- B24B37/20—Lapping pads for working plane surfaces
- B24B37/24—Lapping pads for working plane surfaces characterised by the composition or properties of the pad materials
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09K—MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
- C09K3/00—Materials not provided for elsewhere
- C09K3/14—Anti-slip materials; Abrasives
-
- H10P52/00—
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Organic Chemistry (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
Abstract
Description
本發明係關於一種矽晶圓的研磨方法。The present invention relates to a method of polishing a tantalum wafer.
隨著半導體裝置的輕薄化,作為基板的矽晶圓被要求進一步的平坦性及低缺陷。一般而言,矽晶圓為將藉由柴可拉斯基(CZ)法所提起的單晶矽塊切片後,進行多段研磨而製造(參照專利文獻1)。With the thinning of semiconductor devices, germanium wafers as substrates are required to have further flatness and low defects. In general, a tantalum wafer is produced by slicing a single crystal block lifted by a Czochralski (CZ) method and then performing multi-stage polishing (see Patent Document 1).
特別是使用樹脂製的墊片的研磨步驟中,由於邊緣塌邊等而外周緣平坦性容易受損,結果晶圓外周部的裝置產率惡化。同時,由於刮痕等表面缺陷的帶入亦會成為裝置的產率惡化的原因,故於研磨步驟追求外周平坦性及低缺陷性。 〔先前技術文獻〕In particular, in the polishing step using a gasket made of a resin, the outer peripheral edge flatness is easily impaired due to edge collapse or the like, and as a result, the device yield at the outer peripheral portion of the wafer is deteriorated. At the same time, since the introduction of surface defects such as scratches may also cause deterioration of the yield of the device, peripheral flatness and low defectivity are pursued in the polishing step. [Previous Technical Literature]
專利文獻1:日本特開2008-205147號公報Patent Document 1: Japanese Laid-Open Patent Publication No. 2008-205147
〔發明欲解決的問題〕 如同上述雖然於研磨步驟追求平坦性及低缺陷性,但已知一般而言欲兼具兩者極為困難。為了於研磨步驟維持良好的外周平坦性使用硬質的研磨墊相當重要。這是由於使用硬質的研磨墊能夠抑制外周的墊片位移,抑制晶圓外周部的壓力集中。[Problems to be Solved by the Invention] As described above, although flatness and low defectivity are pursued in the polishing step, it is generally known that it is extremely difficult to combine both. It is important to use a hard polishing pad in order to maintain good peripheral flatness in the grinding step. This is because the use of a hard polishing pad can suppress the displacement of the spacer on the outer circumference and suppress the pressure concentration on the outer peripheral portion of the wafer.
但是,使用硬質的研磨墊時則難以達成低缺陷性。由於墊片為硬質,故墊片本身帶入刮痕至晶圓的可能性,及異物侵入晶圓/墊片間時,即使是相同的異物,硬質墊片對晶圓的傷害義大於軟質墊片,因此刮痕的帶入可能性提高。However, when a hard polishing pad is used, it is difficult to achieve low defect. Since the gasket is hard, the gasket itself brings the possibility of scratching to the wafer, and when the foreign matter invades the wafer/gasket, even if the same foreign matter, the hard gasket has a greater damage to the wafer than the soft cushion. The film, so the possibility of bringing in scratches is increased.
自以上可知,外周平坦性與低缺陷性為於研磨墊的硬度的相互取捨關係,即使使用硬質墊片亦能夠達成低缺陷性成為課題。From the above, it is understood that the outer peripheral flatness and the low defect are the mutual trade-off relationship between the hardness of the polishing pad, and even if a hard gasket is used, it is possible to achieve low defect.
本發明有鑑於上述問題點,目的在於提供一種能夠達成平坦性的提升及低缺陷性的矽晶圓的研磨方法。 〔解決問題的技術手段〕The present invention has been made in view of the above problems, and it is an object of the invention to provide a polishing method for a tantalum wafer which can achieve improvement in flatness and low defect. [Technical means to solve the problem]
為了解決上述問題,本發明提供一種矽晶圓的研磨方法,係使一研磨漿存在於一矽晶圓與一研磨墊之間而研磨該矽晶圓,其中,作為該研磨漿,係為使用含有膠體二氧化矽及鹼並滿足下列條件之物:[(該研磨漿中的氫氧化物離子濃度[OH- ] (mol/l))/(該研磨漿的質量中該膠體二氧化矽的質量分率)]≧0.1(mol/l)。In order to solve the above problems, the present invention provides a method for polishing a tantalum wafer by grinding a tantalum wafer between a wafer and a polishing pad, wherein the slurry is used as the slurry. a substance containing colloidal cerium oxide and a base and satisfying the following conditions: [(the concentration of hydroxide ions in the slurry [OH - ] (mol/l)) / (the mass of the slurry is the colloidal cerium oxide Mass fraction)] ≧ 0.1 (mol/l).
如此,使用滿足上述條件的研磨漿研磨矽晶圓,則即使使用硬質墊片亦使達成低缺陷性成為可能。As described above, by polishing the tantalum wafer with the slurry satisfying the above conditions, it is possible to achieve low defect even by using a hard spacer.
又於此時,作為該研磨墊,使用邵氏A硬度在60以上的研磨墊為佳。Further, at this time, as the polishing pad, a polishing pad having a Shore A hardness of 60 or more is preferably used.
進一步,作為該研磨墊,使用邵氏A硬度在70以上的研磨墊為佳。Further, as the polishing pad, a polishing pad having a Shore A hardness of 70 or more is preferably used.
藉由如此使用硬質的研磨墊以研磨,能夠得到達成平坦性與低缺陷性兼得的矽晶圓。 〔對照先前技術之功效〕By using a hard polishing pad as described above, it is possible to obtain a tantalum wafer which achieves both flatness and low defect. [Compared with the efficacy of prior art]
依據本發明的矽晶圓的研磨方法,作為研磨中相對於機械性作用的化學性作用的強度的指標,著眼於將研磨漿中氫氧離子濃度[OH- ]除以研磨漿的質量中的膠體二氧化矽的質量分率的值,藉由使用該值為0.1以上的研磨漿,能夠達成低缺陷性。因此,即使使用硬質的研磨墊,由於能夠達成低缺陷,因此能夠得到達成平坦性與低缺陷性兼具的矽晶圓。According to the polishing method of the tantalum wafer according to the present invention, as an index of the strength of the chemical action relative to the mechanical action in the polishing, attention is paid to dividing the concentration of hydroxide ions [OH - ] in the slurry by the mass of the slurry. The value of the mass fraction of the colloidal cerium oxide can be low defect by using the slurry having a value of 0.1 or more. Therefore, even if a hard polishing pad is used, since a low defect can be achieved, a tantalum wafer which achieves both flatness and low defect can be obtained.
如同上述,習知尋求有即使使用硬質墊片亦能夠達成低缺陷性的矽晶圓的研磨方法。As described above, it has been conventionally known to have a polishing method for a tantalum wafer which can achieve low defects even when a hard gasket is used.
本案發明人為了解決問題著眼於研磨中的化學性作用。習知雖有許多著眼於墊片硬度、墊片表面粗糙、磨粒粒徑、研磨壓力或研磨轉速等機械性作用的技術,但幾乎沒有著眼於化學性作用的例子。The inventor of the present invention focused on the chemical action in grinding in order to solve the problem. Although many techniques have been focused on mechanical effects such as gasket hardness, gasket surface roughness, abrasive grain size, grinding pressure or grinding speed, there are few examples of chemical effects.
研磨中的化學作用,為期待氧化矽與鹼所致的反應,具體而言,係起因於Si+OH →SiOH的反應,這顯示了與鹼接觸的Si結晶藉由OH基而變質。The chemical action in the grinding is expected to be caused by the reaction of cerium oxide with a base, specifically, due to Si+OH. → Reaction of SiOH, which shows that Si crystals in contact with a base are deteriorated by an OH group.
本案發明人們設想,藉由使研磨中的化學性作用增大,而使晶圓表面變質,於研磨墊與Si結晶部之間設置緩衝層,能夠減輕硬質墊片、或是硬質墊片所帶有的異物所致的損傷。The inventors of the present invention have conceived that the surface of the wafer is deteriorated by increasing the chemical action during polishing, and a buffer layer is provided between the polishing pad and the Si crystal portion, thereby reducing the hardness of the hard gasket or the hard gasket. Some damage caused by foreign bodies.
並且,本案發明人們認為,藉由化學性作用所形成的變質層(緩衝層),由於會藉由機械性作用迅速地被移除,因此研磨中化學性作用的強度,不應作為pH值等的絕對強度的指標,而應為相對於機械性作用的化學性作用的強度之指標。在此,於本發明中,使化學性作用的強度為氫氧離子的濃度、機械性作用的強度為研磨漿的質量中膠體二氧化矽的質量分率(以下亦稱磨粒濃度),將氫氧離子的濃度除以磨粒濃度的值作為相對於機械性作用的化學性作用之指標而使用,追求在使用硬質墊片時此指標進入指定的範圍即可。Moreover, the inventors of the present invention believe that the metamorphic layer (buffer layer) formed by chemical action is rapidly removed by mechanical action, so the strength of the chemical action in the grinding should not be taken as the pH value, etc. The indicator of absolute strength, but should be an indicator of the strength of the chemical action relative to the mechanical action. Here, in the present invention, the intensity of the chemical action is the concentration of the hydroxide ions, and the strength of the mechanical action is the mass fraction of the colloidal ceria in the mass of the slurry (hereinafter also referred to as the abrasive concentration). The concentration of the hydroxide ion divided by the value of the abrasive grain concentration is used as an index of the chemical action against the mechanical action, and it is desirable to enter the specified range when using a hard gasket.
並且,本案發明人,作為於研磨中化學性作用的強度之指標,著眼於將研磨漿中的氫氧離子濃度[OH- ]除以磨粒濃度的值,發現藉由調製研磨漿使該值為0.1以上,而用於研磨,藉此能夠在即使使用硬質的研磨墊片亦能夠達成低缺陷性,而達成本發明。Further, the inventor of the present invention, as an index of the strength of the chemical action in the polishing, focused on dividing the hydroxide ion concentration [OH - ] in the slurry by the value of the abrasive grain concentration, and found that the value was obtained by modulating the slurry. The present invention is achieved by using 0.1 or more for polishing, whereby low defects can be achieved even by using a hard polishing pad.
即本發明提供一種矽晶圓的研磨方法,係使一研磨漿存在於一矽晶圓與一研磨墊之間而研磨該矽晶圓,其中,作為該研磨漿,係為使用含有膠體二氧化矽及鹼並滿足下列條件之物:[(該研磨漿中的氫氧化物離子濃度[OH- ] (mol/l))/(該研磨漿的質量中該膠體二氧化矽的質量分率)]≧0.1(mol/l)。That is, the present invention provides a method for polishing a tantalum wafer by grinding a tantalum wafer between a wafer and a polishing pad, wherein the slurry is used for colloidal dioxide oxidation. An anthracene and a base satisfying the following conditions: [(Hydroxide ion concentration [OH - ] (mol/l) in the slurry) / (mass fraction of the colloidal ceria in the mass of the slurry) ]≧0.1 (mol/l).
以下詳細說明本發明的矽晶圓的研磨方法。The method of polishing the tantalum wafer of the present invention will be described in detail below.
作為本發明的矽晶圓的研磨方法所使用的研磨裝置,為雙面研磨裝置、單面研磨裝置中任一即可。能夠使用例如圖3所示的,具備貼附有研磨墊1的定盤2,及用以支承矽晶圓W的研磨頭3的單面研磨裝置10。此單面研磨裝置10,係自噴嘴4供給研磨漿於研磨墊1上的同時,使研磨頭3所支承的矽晶圓W的表面滑接於研磨墊1以研磨。The polishing apparatus used in the polishing method of the tantalum wafer of the present invention may be either a double-side polishing apparatus or a single-side polishing apparatus. For example, the single-sided polishing apparatus 10 including the fixed disk 2 to which the polishing pad 1 is attached and the polishing head 3 for supporting the silicon wafer W can be used. In the single-side polishing apparatus 10, the slurry is supplied from the nozzle 4 to the polishing pad 1, and the surface of the silicon wafer W supported by the polishing head 3 is slidably attached to the polishing pad 1 to be polished.
本發明中,係使研磨漿存在於矽晶圓W與研磨墊1之間而研磨矽晶圓,其中,作為此自噴嘴4所供給的研磨漿,係為使用含有膠體二氧化矽及鹼並滿足下列條件之物:[(研磨漿中的氫氧化物離子濃度[OH- ] (mol/l))/(研磨漿的質量中膠體二氧化矽的質量分率)]≧0.1(mol/l)。In the present invention, the slurry is placed between the silicon wafer W and the polishing pad 1 to polish the silicon wafer. The slurry supplied from the nozzle 4 is made of colloidal ceria and alkali. The following conditions are satisfied: [(Hydroxide ion concentration [OH - ] (mol/l) in the slurry) / (mass fraction of colloidal cerium oxide in the mass of the slurry)] ≧ 0.1 (mol/l ).
如此,使化學性作用的強度為氫氧離子的濃度、機械性作用的強度為研磨漿的質量中膠體二氧化矽的質量分率,將氫氧離子的濃度除以磨粒濃度的值作為相對於機械性作用的化學性作用的指標而使用,使用此值在0.1以上的研磨漿,以能夠達成低缺陷性。Thus, the intensity of the chemical action is the concentration of the hydroxide ion, the strength of the mechanical action is the mass fraction of the colloidal ceria in the mass of the slurry, and the concentration of the hydroxide ion is divided by the value of the abrasive concentration as a relative It is used as an index of the chemical action of mechanical action, and the slurry of this value of 0.1 or more is used, and low defect can be achieved.
習知的研磨漿,[(研磨漿中的氫氧化物離子濃度[OH- ] (mol/l))/(研磨漿的質量中膠體二氧化矽的質量分率)]的值為未滿0.1,沒有使用過上述值在0.1以上的研磨漿,即相對於磨粒濃度的氫氧離子濃度為高的研磨漿。The conventional slurry, [(the concentration of hydroxide ions in the slurry [OH - ] (mol / l)) / (mass fraction of colloidal ceria in the mass of the slurry)] is less than 0.1 The slurry having the above value of 0.1 or more, that is, the slurry having a high hydroxide ion concentration with respect to the concentration of the abrasive grains, has not been used.
若為[(研磨漿中的氫氧化物離子濃度[OH- ] (mol/l))/(研磨漿的質量中膠體二氧化矽的質量分率)]的值為未滿0.1的研磨漿,則由於相對於機械性作用的化學性作用變弱,在使用硬質研磨墊時會將刮痕等的表面缺陷帶入,而無法達成低缺陷性。If [(the hydroxide ion concentration [OH - ] (mol / l) in the slurry) / (mass fraction of the colloidal ceria in the mass of the slurry)] is a slurry of less than 0.1, Then, since the chemical action with respect to the mechanical action becomes weak, surface defects such as scratches are brought in when the hard polishing pad is used, and low defect property cannot be achieved.
若為滿足上述條件的研磨漿,則鹼的種類、pH、膠體二氧化矽的濃度及粒徑則沒有特別被限定。可使用例如pH 9至13,膠體二氧化矽的粒徑為15至17nm,膠體二氧化矽濃度為0.01至1wt%,滿足上述條件之物。作為鹼,能夠使用KOH、四甲基氫氧化銨(TMAH)等。In the case of the slurry which satisfies the above conditions, the type of the alkali, the pH, the concentration of the colloidal cerium oxide, and the particle diameter are not particularly limited. For example, pH 9 to 13, colloidal cerium oxide having a particle diameter of 15 to 17 nm and colloidal cerium oxide having a concentration of 0.01 to 1% by weight, which satisfy the above conditions, can be used. As the base, KOH, tetramethylammonium hydroxide (TMAH) or the like can be used.
[(研磨漿中的氫氧化物離子濃度[OH- ] (mol/l))/(研磨漿的質量中膠體二氧化矽的質量分率)]的上限並無特別限定,能夠為例如10mol/l以下。[(The hydroxide ion concentration [OH - ] (mol/l) in the slurry) / (the mass fraction of the colloidal ceria in the mass of the slurry)] The upper limit is not particularly limited, and can be, for example, 10 mol / l below.
作為研磨墊1,雖無特別限定,但以使用邵氏A硬度60以上,特別是70以上的研磨墊(例如不織布)為佳。此時作為研磨墊1的邵氏A硬度的上限值並無特別限定,但能夠為例如邵氏A硬度98以下。藉由使用如此的硬質的研磨墊進行研磨,能夠得到達成兼具平坦性及低缺陷性的矽晶圓。但是,由於藉由本發明達成低缺陷性,因此並不一定要使用如此的硬質研磨墊。因應目的,亦能夠適用於使用軟質墊片的狀況。The polishing pad 1 is not particularly limited, but is preferably a polishing pad (for example, a nonwoven fabric) having a Shore A hardness of 60 or more, particularly 70 or more. At this time, the upper limit of the Shore A hardness of the polishing pad 1 is not particularly limited, but may be, for example, a Shore A hardness of 98 or less. By using such a hard polishing pad for polishing, it is possible to obtain a tantalum wafer which achieves both flatness and low defect. However, since the low defect is achieved by the present invention, it is not necessary to use such a hard polishing pad. It can also be applied to the condition of using a soft gasket for the purpose.
又,研磨時的研磨壓力、定盤轉速、頭轉速及研磨時間,能夠採用一般的條件,因應目的選擇即可,無特別限定。 (實施例)Moreover, the polishing pressure, the number of rotations of the disk, the number of rotations of the head, and the polishing time at the time of polishing can be selected according to general conditions, and are not particularly limited. (Example)
以下雖顯示實施例及比較例而具體說明本發明,但本發明並非限定於此些實施例。Hereinafter, the present invention will be specifically described by showing examples and comparative examples, but the present invention is not limited to the examples.
(實施例1至4、比較例1) 使用採用邵氏A硬度60的硬質墊片的單面研磨裝置,進行相對於機械性作用的化學性作用的驗證評價。首先,使粒徑35nm的高純度膠體二氧化矽的研磨漿中的質量分率(磨粒濃度)維持於0.01(即1%),改變研磨漿的鹼濃度(氫氧離子濃度),進行矽晶圓的研磨。pH的調整係藉由氫氧化鉀及四甲基氫氧化銨(TMAH)以進行。研磨壓力為20kPa,定盤轉速、頭轉速為30rpm,研磨進行3分鐘。(Examples 1 to 4, Comparative Example 1) A chemical evaluation of the chemical action with respect to the mechanical action was performed using a one-side polishing apparatus using a hard gasket having a Shore A hardness of 60. First, the mass fraction (abrasive concentration) in the slurry of high-purity colloidal ceria having a particle diameter of 35 nm is maintained at 0.01 (that is, 1%), and the alkali concentration (hydrogen-oxygen ion concentration) of the slurry is changed to carry out hydrazine. Grinding of the wafer. The pH adjustment was carried out by using potassium hydroxide and tetramethylammonium hydroxide (TMAH). The grinding pressure was 20 kPa, the fixing speed and the head rotation speed were 30 rpm, and the grinding was performed for 3 minutes.
經過以硬質研磨墊進行的研磨步驟後,進行藉由軟質研磨墊的最終精加工研磨步驟後,進行研磨評價。研磨評價係藉由以KLA Tencor公司製SP2測定局部光散射(Localized Light Scattering, LLS)缺陷(37nm以上)的個數以進行。After the polishing step by the hard polishing pad, the final finishing polishing step by the soft polishing pad was performed, and the polishing evaluation was performed. The polishing evaluation was carried out by measuring the number of localized light scattering (LSL) defects (37 nm or more) by SP2 manufactured by KLA Tencor.
於表1顯示各條件,於圖1顯示[OH- ] /膠體二氧化矽的質量分率的值與LLS缺陷個數的關係的量表圖。得知若[OH- ] /膠體二氧化矽的質量分率的值為0.1mol/l以上,LLS缺陷數減少。Table 1 shows the respective conditions, and Fig. 1 shows a scale chart showing the relationship between the value of the mass fraction of [OH - ] / colloidal ceria and the number of LLS defects. It is found that if the value of the mass fraction of [OH - ] / colloidal ceria is 0.1 mol/l or more, the number of LLS defects is decreased.
【表1】
(實施例5至8、比較例2、3) 接著,將研磨漿的鹼濃度維持於固定(pH 10.5),改變膠體二氧化矽的質量分率(磨粒濃度)進行研磨評價。其他的條件與實施例1至4及比較例1相同。於表2顯示各條件,於圖2顯示顯示[OH- ] /膠體二氧化矽的質量分率的值與LLS缺陷個數的關係的量表圖。此處亦得知若[OH- ] /膠體二氧化矽的質量分率的值為0.1mol/l以上,LLS缺陷數減少。(Examples 5 to 8, Comparative Examples 2 and 3) Next, the alkali concentration of the slurry was maintained at a fixed value (pH 10.5), and the mass fraction (abrasive concentration) of the colloidal cerium oxide was changed to carry out polishing evaluation. Other conditions were the same as those of Examples 1 to 4 and Comparative Example 1. Table 2 shows the respective conditions, and Fig. 2 shows a scale chart showing the relationship between the value of the mass fraction of [OH - ] / colloidal ceria and the number of LLS defects. Here, it is also known that if the mass fraction of [OH - ] / colloidal ceria is 0.1 mol/l or more, the number of LLS defects is decreased.
【表2】
自以上的結果,得知無關於使用了硬質墊片,使用了於研磨中相對於機械性作用的化學性作用的指標的[OH- ] /磨粒濃度的值在0.1以上的研磨漿(實施例1至8),與比較例1至3相比,LLS缺陷減少。並且,如同上述,所得的晶圓平坦度(SFQR)亦為高。From the above results, it was found that the slurry having a value of [OH - ] /abrasive concentration of 0.1 or more using an index of the chemical action against mechanical action during polishing was used. In Examples 1 to 8), LLS defects were reduced as compared with Comparative Examples 1 to 3. Also, as described above, the resulting wafer flatness (SFQR) is also high.
另外,本發明並不為前述實施例所限制。前述實施例為例示,具有與本發明的申請專利範圍所記載的技術思想為實質相同的構成,且達成同樣作用效果者,皆包含於本發明的技術範圍。Further, the present invention is not limited by the foregoing embodiments. The above-described embodiments are exemplified, and have substantially the same configuration as the technical idea described in the patent application scope of the present invention, and the same effects are achieved in the technical scope of the present invention.
圖1係顯示實施例1至4及比較例1中的[OH- ] /膠體二氧化矽的質量分率的值與LLS缺陷個數的關係的量表圖。 圖2係顯示實施例5至8,比較例2、3中的[OH- ] /膠體二氧化矽的質量分率的值與LLS缺陷個數的關係的量表圖。 圖3係顯示能夠使用於本發明的矽晶圓的研磨方法的單面研磨裝置之一例的示意圖。Fig. 1 is a graph showing the relationship between the value of the mass fraction of [OH - ] / colloidal ceria in Examples 1 to 4 and Comparative Example 1 and the number of LLS defects. Fig. 2 is a graph showing the relationship between the value of the mass fraction of [OH - ] / colloidal cerium oxide and the number of LLS defects in Examples 5 to 8, Comparative Examples 2 and 3. Fig. 3 is a schematic view showing an example of a single-side polishing apparatus which can be used in the polishing method of the tantalum wafer of the present invention.
Claims (3)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP2017-096563 | 2017-05-15 | ||
| JP2017096563A JP6747376B2 (en) | 2017-05-15 | 2017-05-15 | Silicon wafer polishing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201900333A true TW201900333A (en) | 2019-01-01 |
| TWI727165B TWI727165B (en) | 2021-05-11 |
Family
ID=64274094
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW107113771A TWI727165B (en) | 2017-05-15 | 2018-04-24 | Method for polishing silicon wafer |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP6747376B2 (en) |
| TW (1) | TWI727165B (en) |
| WO (1) | WO2018211903A1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7435634B2 (en) * | 2021-12-21 | 2024-02-21 | 信越半導体株式会社 | Double-sided polishing device, double-sided polishing method for semiconductor silicon wafers, and method for manufacturing double-sided polished silicon wafers |
| KR20240125581A (en) * | 2021-12-21 | 2024-08-19 | 신에쯔 한도타이 가부시키가이샤 | Double-side polishing device, double-side polishing method for semiconductor silicon wafer, double-side polished silicon wafer and its manufacturing method |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5166188B2 (en) * | 2008-09-29 | 2013-03-21 | 富士紡ホールディングス株式会社 | Polishing sheet and polishing pad used for polishing pad for polishing processing |
| JP5254727B2 (en) * | 2008-09-29 | 2013-08-07 | 富士紡ホールディングス株式会社 | Polishing pad |
| KR101277342B1 (en) * | 2009-04-20 | 2013-06-20 | 히타치가세이가부시끼가이샤 | Polishing liquid for semiconductor substrate and method for polishing semiconductor substrate |
| JP6027346B2 (en) * | 2012-06-12 | 2016-11-16 | Sumco Techxiv株式会社 | Manufacturing method of semiconductor wafer |
| DE102013204839A1 (en) * | 2013-03-19 | 2014-09-25 | Siltronic Ag | Method of polishing a wafer of semiconductor material |
| JP6311183B2 (en) * | 2014-03-31 | 2018-04-18 | 富士紡ホールディングス株式会社 | Polishing pad and manufacturing method thereof |
-
2017
- 2017-05-15 JP JP2017096563A patent/JP6747376B2/en active Active
-
2018
- 2018-04-19 WO PCT/JP2018/016132 patent/WO2018211903A1/en not_active Ceased
- 2018-04-24 TW TW107113771A patent/TWI727165B/en active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2018195641A (en) | 2018-12-06 |
| WO2018211903A1 (en) | 2018-11-22 |
| JP6747376B2 (en) | 2020-08-26 |
| TWI727165B (en) | 2021-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9396945B2 (en) | Method for producing SiC substrate | |
| JP5493956B2 (en) | Manufacturing method of semiconductor wafer | |
| CN107155368B (en) | Method for polishing silicon wafer | |
| US20110223840A1 (en) | Polishing Composition and Polishing Method Using The Same | |
| TW201351497A (en) | Semiconductor wafer manufacturing method | |
| WO2012002525A1 (en) | Method for polishing silicon wafer | |
| CN109676437B (en) | Silicon carbide wafer and method for producing the same | |
| TWI672190B (en) | Two-side grinding method for silicon wafer | |
| US8058173B2 (en) | Methods for producing smooth wafers | |
| WO2011142362A1 (en) | Silicon-wafer polishing composition and silicon-wafer polishing method | |
| WO2011021578A1 (en) | Method for producing epitaxial silicon wafer | |
| TWI727165B (en) | Method for polishing silicon wafer | |
| TW201921472A (en) | Method for manufacturing semiconductor wafer | |
| KR102165589B1 (en) | Silicon wafer polishing method, silicon wafer manufacturing method and silicon wafer | |
| WO2010016510A1 (en) | Method for manufacturing a semiconductor wafer | |
| JP2014236147A (en) | Method for manufacturing laminated soi wafer | |
| JP2019102658A (en) | Processing method of silicon wafer | |
| JP2018037671A (en) | Method for polishing silicon wafer | |
| TW201137962A (en) | Method for polishing a semiconductor wafer | |
| US20130149941A1 (en) | Method Of Machining Semiconductor Substrate And Apparatus For Machining Semiconductor Substrate | |
| JP3750466B2 (en) | Semiconductor wafer finish polishing method | |
| CN119609906A (en) | Final polishing method for wafer and polished wafer | |
| TW201321490A (en) | 矽 wafer grinding method | |
| KR20230013031A (en) | Abrasive for synthetic quartz glass substrate, manufacturing method of the abrasive, and polishing method for synthetic quartz glass substrate | |
| Sano et al. | Planarization of GaN Wafer Using Novel Polishing Technique Utilizing Catalyst Surface Reaction |