[go: up one dir, main page]

TW201909246A - Wafer manufacturing method and wafer - Google Patents

Wafer manufacturing method and wafer Download PDF

Info

Publication number
TW201909246A
TW201909246A TW107125735A TW107125735A TW201909246A TW 201909246 A TW201909246 A TW 201909246A TW 107125735 A TW107125735 A TW 107125735A TW 107125735 A TW107125735 A TW 107125735A TW 201909246 A TW201909246 A TW 201909246A
Authority
TW
Taiwan
Prior art keywords
substrate
wafer
atom
rapid thermal
temperature
Prior art date
Application number
TW107125735A
Other languages
Chinese (zh)
Inventor
李在炯
李基祥
朴炯國
南炳旭
李圭炯
Original Assignee
南韓商愛思開矽得榮股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南韓商愛思開矽得榮股份有限公司 filed Critical 南韓商愛思開矽得榮股份有限公司
Publication of TW201909246A publication Critical patent/TW201909246A/en

Links

Classifications

    • H10P14/6349
    • H10P52/00
    • H10P95/00
    • H10P95/062
    • H10P95/90

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

本發明公開了一種晶圓製造方法,包括製備基板,所述基板包括摻雜劑,所述摻雜劑以等於或小於1E17atom/cm3 的低濃度摻雜,具有等於或大於0.2Ω·cm的電阻率,並且沒有孔洞缺陷,在製備的該基板上進行一快速熱退火;從經受該快速熱退火的該基板去除一氮化層,該基板進行一退火,並在經受退火的基板上形成磊晶層。Disclosed is a wafer manufacturing method comprising preparing a substrate, the substrate including a dopant doped at a low concentration equal to or less than 1E17 atom/cm 3 , having a frequency equal to or greater than 0.2 Ω·cm Resistivity, and no void defects, a rapid thermal annealing is performed on the prepared substrate; a nitride layer is removed from the substrate subjected to the rapid thermal annealing, the substrate is annealed, and a protrusion is formed on the substrate subjected to annealing Crystal layer.

Description

晶圓製造方法和晶圓Wafer manufacturing method and wafer

涉及晶圓製造方法和晶圓。It involves wafer fabrication methods and wafers.

在無缺陷矽層是在磊晶晶圓的活性區域製造的情況下,可以預先防止由於結晶缺陷和金屬污染導致的裝置特性的劣化和產量降低。這裡,這種缺陷可能是由金屬污染等引起的孔洞或矽化物缺陷。In the case where the defect-free tantalum layer is fabricated in the active region of the epitaxial wafer, deterioration of device characteristics and yield reduction due to crystal defects and metal contamination can be prevented in advance. Here, such a defect may be a hole or a telluride defect caused by metal contamination or the like.

由於上述原因,磊晶晶圓被用作各種半導體裝置的基板,例如微處理器、快閃記憶體、圖像感測器和功率裝置。For the above reasons, epitaxial wafers are used as substrates for various semiconductor devices, such as microprocessors, flash memories, image sensors, and power devices.

特別地,隨著裝置的更高集成度和更高性能等對晶圓微尺度的需求逐漸增加,對磊晶晶圓的完美性和強度的技術偏好正在增加。In particular, as the demand for wafer microscales increases with higher integration and higher performance of devices, the technical preference for the perfection and strength of epitaxial wafers is increasing.

傳統地,是使用基板來製造磊晶晶圓,該基板摻雜有1E18 atom/cm3 或更高的高濃度的硼。在這種情況下,通過增加氧沉澱和硼的錯位釘扎(disclocation pinning)的效果,可以增加磊晶晶圓的金屬污染物吸收能力和強度。Conventionally, a substrate is used to fabricate an epitaxial wafer doped with a high concentration of boron of 1E18 atom/cm 3 or higher. In this case, the metal contaminant absorption capacity and strength of the epitaxial wafer can be increased by increasing the effect of oxygen precipitation and boron dislocation pinning.

在使用以高濃度摻雜硼的基板製造磊晶晶圓的情況下,在裝置製造的製程中,可能由熱處理引起各種技術問題,例如自摻雜。因此,存在使用以低濃度而非高濃度摻雜硼的基板製造磊晶晶圓的趨勢。In the case of manufacturing an epitaxial wafer using a substrate doped with boron at a high concentration, various technical problems such as self-doping may be caused by heat treatment in the process of device fabrication. Therefore, there is a tendency to fabricate epitaxial wafers using a substrate doped with boron at a low concentration rather than a high concentration.

然而,使用以低濃度而不是高濃度摻雜硼的基板製造的磊晶晶圓,與使用摻雜有高濃度硼的基板製造的磊晶晶圓相比,可能導致金屬污染物吸收能力和機械強度下降。However, epitaxial wafers fabricated using substrates doped with boron at low concentrations rather than high concentrations can cause metal contaminant absorption and mechanical properties compared to epitaxial wafers fabricated using substrates doped with high concentrations of boron. The strength is reduced.

日本專利公開No.2011-54763Japanese Patent Publication No. 2011-54763

日本專利公開號2017-50490Japanese Patent Publication No. 2017-50490

實施例提供了製造具有均勻和高氧沉澱(體微缺陷(bulk micro defect,BMD))的密度和吸雜能力(gettering ability)以及高強度的晶圓的方法,以及由此製造的晶圓。The examples provide methods of fabricating wafers having uniform and high oxygen precipitation (bulk micro defect (BMD) density and gettering ability and high strength, and wafers fabricated therefrom.

實施例可提供一種晶圓製造方法,包括以下步驟:製備基板,所述基板包括摻雜劑,所述摻雜劑以等於或小於1E17 atom/cm3 的低濃度摻雜,具有等於或大於0.2 Ω·cm的電阻率,且沒有孔洞缺陷(void defect);在製備的該基板上進行快速熱退火;從經受該快速熱退火的該基板去除一氮化層,該基板進行退火;並在經受退火的基板上形成磊晶層。Embodiments may provide a wafer manufacturing method including the steps of: preparing a substrate including a dopant doped at a low concentration equal to or less than 1E17 atom/cm 3 , having a frequency equal to or greater than 0.2 Ω·cm resistivity, and no void defect; rapid thermal annealing on the prepared substrate; removal of a nitride layer from the substrate subjected to the rapid thermal annealing, the substrate is annealed; An epitaxial layer is formed on the annealed substrate.

例如,該製備的基板具有一初始氧濃度為5E17 atom/cm3 至7E17 atom/cm3For example, the prepared substrate has an initial oxygen concentration of 5E17 atoms/cm 3 to 7E17 atoms/cm 3 .

例如,該製備的基板可以包含一構成元素以及與該構成元素有一不同的類型的一異質元素。For example, the prepared substrate may contain a constituent element and a heterogeneous element of a different type from the constituent element.

例如,該構成元素可以包含矽、氧和硼,其中該異質元素可以包含氮,以及該氮的濃度為1E12 atom/cm3 至1E14 atom/cm3For example, the constituent element may contain cerium, oxygen, and boron, wherein the heterogeneous element may contain nitrogen, and the concentration of the nitrogen is 1E12 atom/cm 3 to 1E14 atom/cm 3 .

例如,該快速熱退火可以在1100℃至1300℃的一溫度範圍內進行1秒至數十秒。For example, the rapid thermal annealing may be performed in a temperature range of 1100 ° C to 1300 ° C for 1 second to several tens of seconds.

例如,該快速熱退火可以是使用氬和一氮基化合物的一混合氣體來進行。For example, the rapid thermal annealing may be performed using a mixed gas of argon and a nitrogen-based compound.

例如,該快速熱退火可以是通過多個熱處理程序來進行,且該些熱處理程序可以在不同溫度下進行。For example, the rapid thermal annealing can be performed by a plurality of heat treatment procedures, and the heat treatment procedures can be performed at different temperatures.

例如,該些熱處理程序可以包含於一第一期間以一第一溫度在該基板上進行該快速熱退火的一第一快速熱退火處理;以及在該第一快速熱退火處理之後,於一第二期間以不同於該第一溫度的一第二溫度在該基板上進行該快速熱退火的一第二快速熱退火處理。For example, the heat treatment processes may include a first rapid thermal annealing treatment of the rapid thermal annealing on the substrate at a first temperature during a first period; and after the first rapid thermal annealing treatment, During a second period, a second rapid thermal annealing treatment of the rapid thermal annealing is performed on the substrate at a second temperature different from the first temperature.

例如,該第一溫度的範圍可以為1100℃至1150℃,該第一期間的範圍可以為1秒至數十秒,且該第二溫度的範圍可為1150℃至1200℃,而該第二期間的範圍可為1秒至10秒。For example, the first temperature may range from 1100 ° C to 1150 ° C, the first period may range from 1 second to several tens of seconds, and the second temperature may range from 1150 ° C to 1200 ° C, and the second The period can range from 1 second to 10 seconds.

例如,從該第一溫度到該第二溫度的一溫度上升率範圍可以為20℃/s至100℃/s。For example, a temperature rise rate from the first temperature to the second temperature may range from 20 ° C/s to 100 ° C/s.

例如,在該去除步驟中,經受該快速熱退火的該基板上可以進行一化學處理或一機械加工至少其中之一。For example, in the removing step, at least one of a chemical treatment or a machining may be performed on the substrate subjected to the rapid thermal annealing.

例如,該化學處理可以使用含有氫氟酸的一清潔液。For example, the chemical treatment may use a cleaning liquid containing hydrofluoric acid.

例如,該機械加工可以包含對經受該快速熱退火的該基板進行拋光。For example, the machining can include polishing the substrate subjected to the rapid thermal annealing.

例如,該退火的步驟可以在600℃至950℃的一溫度範圍內進行10分鐘至數小時。For example, the annealing step may be carried out at a temperature ranging from 600 ° C to 950 ° C for 10 minutes to several hours.

另一實施例提供一種晶圓,包含:一基板;以及一磊晶層,磊晶層設置在該基板上,其中該基板包含一摻雜劑,其一低濃度等於或小於1E17 atom/cm3 ,其一電阻率等於或大於0.2 Ω·cm,且沒有孔洞缺陷,並且具有在一徑向上在均勻度的20%範圍內變化的一氧氣沉澱密度。Another embodiment provides a wafer comprising: a substrate; and an epitaxial layer disposed on the substrate, wherein the substrate comprises a dopant having a low concentration equal to or less than 1E17 atom/cm 3 It has a resistivity equal to or greater than 0.2 Ω·cm and has no void defects and has an oxygen precipitation density which varies in the radial direction within 20% of the uniformity.

又一實施例提供一種晶圓,包含:一基板;以及一磊晶層,磊晶層設置在該基板上,其中該基板包含一摻雜劑,其一低濃度等於或小於1E17 atom/cm3 ,其一電阻率等於或大於0.2 Ω·cm,且沒有孔洞缺陷,並且具有等於或小於40㎛的錯位傳播(dislocation propagation)。Yet another embodiment provides a wafer comprising: a substrate; and an epitaxial layer disposed on the substrate, wherein the substrate comprises a dopant having a low concentration equal to or less than 1E17 atom/cm 3 It has a resistivity equal to or greater than 0.2 Ω·cm, and has no void defects, and has dislocation propagation equal to or less than 40 μm.

例如,該晶圓可以包含一構成元素以及與該構成元素有不同的類型的一異質元素。For example, the wafer may contain a constituent element and a heterogeneous element of a different type from the constituent element.

例如,該摻雜劑可以是一p型導電摻雜劑,該晶圓的一初始氧濃度可以為5E17 atom/cm3 至7E17 atom/cm3 ,以及該構成元素可以包含矽、氧和硼,該異質元素可包含濃度為1E12 atom/cm3 至1E14 atom/cm3 的氮。For example, the dopant may be a p-type conductive dopant, the initial oxygen concentration of the wafer may be 5E17 atom/cm 3 to 7E17 atom/cm 3 , and the constituent element may include germanium, oxygen, and boron. The heterogeneous element may comprise nitrogen at a concentration of 1E12 atom/cm 3 to 1E14 atom/cm 3 .

例如,該氧沉澱密度範圍可以為7E9 atom/cm3 至1.5E10 atom/cm3For example, the oxygen precipitation density may range from 7E9 atom/cm 3 to 1.5E10 atom/cm 3 .

例如,晶圓可以具有80%至90%之間的一吸雜能力。For example, the wafer can have a gettering capability between 80% and 90%.

在根據實施例的晶圓製造方法和晶圓中,即使晶圓使用摻有低濃度摻雜劑的基板製造,儘管沒有結晶起因之微粒(crystal originated particles,COP),晶圓在徑向上實現了均勻的BMD密度分佈,並且還實現了高BMD密度、高水平的吸雜能力和足夠的強度以抵抗加工過程中的變形或滑動。In the wafer manufacturing method and wafer according to the embodiment, even if the wafer is fabricated using a substrate doped with a low concentration dopant, although there is no crystal originated particles (COP), the wafer is realized in the radial direction. Uniform BMD density distribution, and also achieve high BMD density, high levels of gettering capacity and sufficient strength to resist deformation or slippage during processing.

在下文中,將參考圖式詳細描述示例性實施例。雖然示例性實施例易受各種修改和替代形式的影響,具體實施例在圖式中以舉例的方式示出,並且將在本文中詳細描述,然而,應該理解的是,沒有意圖將實施例限制為公開的特定形式,相反的是,實施例應被解釋為包括落入實施例的精神和範圍內的所有修改,等同物和替代物。Hereinafter, exemplary embodiments will be described in detail with reference to the drawings. While the exemplary embodiments are susceptible to various modifications and alternative forms, the specific embodiments are illustrated by way of example, and are described in detail herein, however, it should be understood that The present invention is to be construed as being limited to the modifications and equivalents of the embodiments.

在實施例的描述中,應當理解,當一個元件被稱為在另一個元件「上」或「下」形成時,它可以直接在另一個構件「上」或「下」,或者具有在它們之間的中間構件間接形成。In the description of the embodiments, it is understood that when an element is referred to as "on" or "under" another element, it can The intermediate members are formed indirectly.

另外,還應理解,相對於圖式可以描述構件「上」或「下」。In addition, it should be understood that the components "upper" or "lower" can be described with respect to the drawings.

此外,相對術語,例如,「第一」,「第二」,「上/之上/上方」和「下/之下/下方」,在以下描述中使用的上述術語可用於將任何一種物質或組分與另一種物質或組分區分開,不要求或包含這些物質或組分之間的任何物理或邏輯關係或順序。In addition, relative terms such as "first", "second", "upper/over/over" and "lower/lower/lower", the above terms used in the following description may be used for any substance or A component is distinguished from another substance or component and does not require or contain any physical or logical relationship or sequence between such materials or components.

在下文中,術語「磊晶晶圓(epi-wafer)」可指其中在基板(例如,圖2B的210A)上形成磊晶層(例如,圖2B的220)的晶圓,而「磊晶裸片(Bare wafer)」(或「塊體晶圓(bulk wafer)」)可指其中沒有在基板210A上形成磊晶層220的晶圓。例如,塊體晶圓可對應於已歷經圖1中所示的步驟120至150的基板210A。Hereinafter, the term "epi-wafer" may refer to a wafer in which an epitaxial layer (for example, 220 of FIG. 2B) is formed on a substrate (for example, 210A of FIG. 2B), and "epitaxial bare" A "Bare wafer" (or "bulk wafer") may refer to a wafer in which the epitaxial layer 220 is not formed on the substrate 210A. For example, the bulk wafer may correspond to substrate 210A that has been subjected to steps 120 through 150 shown in FIG.

另外,在下文中,沒有被具體稱為「磊晶晶圓」、「磊晶裸片」或「塊體晶圓」的晶圓也可以是磊晶晶圓或塊體晶圓。In addition, hereinafter, a wafer not specifically referred to as an "epitaxial wafer", an "epitaxial die" or a "bulk wafer" may be an epitaxial wafer or a bulk wafer.

在下文中,將參考圖式描述根據實施例的晶圓製造方法。Hereinafter, a wafer fabrication method according to an embodiment will be described with reference to the drawings.

圖1是用於說明根據實施例的晶圓製造方法100的流程圖。FIG. 1 is a flow chart for explaining a wafer fabrication method 100 in accordance with an embodiment.

圖2A和2B是示出由圖1中所示的晶圓製造方法100製造的晶圓的示例性過程橫截面圖。2A and 2B are exemplary process cross-sectional views showing wafers fabricated by the wafer fabrication method 100 shown in FIG. 1.

參照圖1和2A,製備一基板210,其包括以低濃度摻雜的摻雜劑(步驟120)。這裡,所述的摻雜劑可以是p型摻雜劑,例如硼(B)、或n型摻雜劑,例如磷(P),但實施例不限於摻雜劑的種類。Referring to Figures 1 and 2A, a substrate 210 is prepared that includes dopants doped at a low concentration (step 120). Here, the dopant may be a p-type dopant such as boron (B), or an n-type dopant such as phosphorus (P), but the embodiment is not limited to the kind of dopant.

另外,以低濃度摻雜的摻雜劑濃度的最大值可以是1E17 atom/cm3 ,但實施例不限於此。在這種情況下,基板210可以具有0.2 Ω·cm或更高的電阻率。In addition, the maximum value of the dopant concentration doped at a low concentration may be 1E17 atom/cm 3 , but the embodiment is not limited thereto. In this case, the substrate 210 may have a resistivity of 0.2 Ω·cm or higher.

另外,以低濃度摻雜的摻雜劑濃度的最小值可以是1E13 atom/cm3 ,但實施例不限於此。在這種情況下,基板210可以具有100 Ω·cm或更小的電阻率。In addition, the minimum value of the dopant concentration doped at a low concentration may be 1E13 atom/cm 3 , but the embodiment is not limited thereto. In this case, the substrate 210 may have a resistivity of 100 Ω·cm or less.

總之,在步驟120中可製備基板120,且該基板120包括具有1E13 atom/cm3 至1E17 atom/cm3 範圍內的低濃度的摻雜劑。即,可以製備電阻率在0.2 Ω·cm至100 Ω·cm範圍內的基板210。In summary, the substrate 120 can be prepared in step 120, and the substrate 120 includes a dopant having a low concentration ranging from 1E13 atom/cm 3 to 1E17 atom/cm 3 . That is, the substrate 210 having a resistivity in the range of 0.2 Ω·cm to 100 Ω·cm can be prepared.

另外,在步驟120中製備的基板210可沒有孔洞缺陷(void defects),即結晶起因之微粒(crystal originated particles,COPs)。在存在COP的情況下,如下面將描述的,當基板210中存在異質元素212時,COP可以改變為具有針形狀。這可能導致在基板210A上形成有磊晶層220的磊晶晶圓表面上的缺陷,因而可能導致裝置產量的劣化。因此,不具有COP的基板210可用於改善磊晶層220的結晶度。In addition, the substrate 210 prepared in step 120 may be free of void defects, ie, crystal originated particles (COPs). In the presence of COP, as will be described below, when heterogeneous element 212 is present in substrate 210, the COP may be changed to have a needle shape. This may cause defects on the surface of the epitaxial wafer on which the epitaxial layer 220 is formed on the substrate 210A, and thus may cause deterioration in device yield. Therefore, the substrate 210 having no COP can be used to improve the crystallinity of the epitaxial layer 220.

例如,通過Czochralski法生長的單晶錠(single crystal ingot)中包含的氧原子是影響氧沉澱(oxygen precipitation)和錯位釘扎(dislocation pinning)的雜質。更高濃度的氧原子(下文稱為「初始氧濃度」)可確保更高的晶圓強度。For example, an oxygen atom contained in a single crystal ingot grown by the Czochralski method is an impurity that affects oxygen precipitation and dislocation pinning. Higher concentrations of oxygen atoms (hereinafter referred to as "initial oxygen concentration") ensure higher wafer strength.

圖3是示出取決於初始氧濃度Oi和氮濃度的錯位傳播(dislocation propagation)的曲線圖。橫軸表示初始氧濃度,單位為ppma,縱軸表示錯位傳播,其單位為mm。FIG. 3 is a graph showing dislocation propagation depending on initial oxygen concentration Oi and nitrogen concentration. The horizontal axis represents the initial oxygen concentration in ppma, and the vertical axis represents misalignment propagation in units of mm.

在改變初始氧濃度Oi的同時,在維氏壓痕試驗(Vickers indentation test)後通過熱處理測量錯位傳播(或滑移傳播(slip propagation))的長度的結果,如圖3所示,可理解滑移傳播的長度是隨著初始氧濃度Oi的增加而連續地減少。因此,當初始氧濃度高時,可以確保足夠的晶圓強度。The result of measuring the length of misalignment propagation (or slip propagation) by heat treatment after the Vickers indentation test while changing the initial oxygen concentration Oi, as shown in FIG. The length of the shift propagation is continuously decreased as the initial oxygen concentration Oi increases. Therefore, when the initial oxygen concentration is high, sufficient wafer strength can be ensured.

下面將簡要描述評估晶圓強度的方法。A method of evaluating wafer strength will be briefly described below.

為了評估晶圓的強度,在使用維氏硬度計(Vickers hardness tester)以100gf的力壓制晶圓表面之後,例如,為了在壓力損壞下產生和傳播錯位,在900℃的溫度下進行擴散熱處理約1小時。此後,進行選擇性蝕刻以測量錯位的長度,且通過測量在壓制點處產生的錯位的長度來評估晶圓的強度。這裡,在選擇性蝕刻中,可以使用Wright蝕刻劑或Secco蝕刻劑。In order to evaluate the strength of the wafer, after the wafer surface is pressed with a force of 100 gf using a Vickers hardness tester, for example, in order to generate and propagate misalignment under pressure damage, diffusion heat treatment is performed at a temperature of 900 ° C. 1 hour. Thereafter, selective etching is performed to measure the length of the misalignment, and the strength of the wafer is evaluated by measuring the length of the misalignment generated at the pressing point. Here, in the selective etching, a Wright etchant or a Secco etchant may be used.

於此有強度評估方法,例如,壓痕應變花方法(indentation rosettes method),其評估對機械應力和熱應力的防滑性。所述的壓痕應變花方法是本領域技術人員公知的,因此省略其詳細描述。There are strength evaluation methods, for example, an indentation rosettes method, which evaluates the slip resistance to mechanical stress and thermal stress. The indentation strain flowering method is well known to those skilled in the art, and thus a detailed description thereof will be omitted.

當初始氧濃度Oi大於7E17 atom/cm3 時,基板210中的氧可在裝置處理期間擴散到磊晶層220中,從而在磊晶層220中引起如氧沉澱的缺陷,因此,在使用磊晶晶圓的裝置中可能引起洩漏故障(leakage fault)。另外,當基板210中包含的氧的初始氧濃度小於5E17 atom/cm3 時,可能不會產生氧沉澱。When the initial oxygen concentration Oi is greater than 7E17 atom/cm 3 , oxygen in the substrate 210 may diffuse into the epitaxial layer 220 during processing of the device, thereby causing defects such as oxygen precipitation in the epitaxial layer 220, and therefore, using Lei A wafer fault may be caused in a device of a wafer. In addition, when the initial oxygen concentration of oxygen contained in the substrate 210 is less than 5E17 atom/cm 3 , oxygen precipitation may not occur.

因此,為了在避免形成缺陷的同時確保晶圓的機械強度,在步驟120中製備的基板210可具有5E17 atom/cm3 至7E17 atom/cm3 範圍的初始氧濃度。也就是說,基於新的美國材料試驗協會(American Society for testing materials,ASTM)標準,在步驟120中製備的基板210可具有10ppma至15ppma,例如10ppma至14ppma或11.5ppma至15ppma的初始氧濃度。或者,基於舊的ASTM標準,在步驟120中製備的基板210可具有20ppma至30ppma,例如20ppma至28ppma或23ppma至30ppma的初始氧濃度。Therefore, in order to ensure the mechanical strength of the wafer while avoiding the formation of defects, the substrate 210 prepared in step 120 may have an initial oxygen concentration ranging from 5E17 atom/cm 3 to 7E17 atom/cm 3 . That is, based on the new American Society for Testing Materials (ASTM) standard, the substrate 210 prepared in step 120 may have an initial oxygen concentration of 10 ppma to 15 ppma, such as 10 ppma to 14 ppma or 11.5 ppma to 15 ppma. Alternatively, based on the old ASTM standard, the substrate 210 prepared in step 120 may have an initial oxygen concentration of 20 ppma to 30 ppma, such as 20 ppma to 28 ppma or 23 ppma to 30 ppma.

再次參考圖1,在步驟120中製備的基板210除了其構成元素之外,還可以包括異質元素(heterogeneous element)212。異質元素是指與基板210的構成元素的種類不同的元素。Referring again to FIG. 1, the substrate 210 prepared in step 120 may include a heterogeneous element 212 in addition to its constituent elements. The heterogeneous element refers to an element different from the type of constituent elements of the substrate 210.

基板210的構成元素和異質元素可以根據使用磊晶晶圓的裝置的特性而改變。這裡,異質元素的種類和異質元素的濃度可以與摻入基板210中的摻雜劑的濃度無關。例如,基板210的構成元素可以包括矽(Si)、氧(O)和硼(B),且異質元素可以包括氮(N),但實施例不限於此。The constituent elements and heterogeneous elements of the substrate 210 may vary depending on the characteristics of the device using the epitaxial wafer. Here, the kind of the hetero element and the concentration of the hetero element may be independent of the concentration of the dopant doped into the substrate 210. For example, constituent elements of the substrate 210 may include bismuth (Si), oxygen (O), and boron (B), and the heterogeneous element may include nitrogen (N), but the embodiment is not limited thereto.

在基板210包括具有一定濃度或更高濃度的異質元素212的情況下,在高溫下形成穩定的生長沉澱核(grown-in precipitate nuclei),由此增加了體微觀缺陷(bulk micro defect,BMD)(或氧沉澱)的密度,這可增加晶圓的吸雜能力(gettering abiblity)。這裡,生長沉澱核可以指在單晶錠的生長期間形成的沉澱核(precipitate nuclei)。這裡,晶圓中的氧沉澱或BMD是表示晶圓的氧沉澱能力的指標。長時間熱處理(例如800℃熱處理4小時且1000℃熱處理16小時)後容易發生沉澱,在晶圓中形成的氧沉澱物或BMD可以通過雷射散射法(laser-scattering method)或單面蝕刻法測量。In the case where the substrate 210 includes the heterogeneous element 212 having a concentration or higher concentration, a stable growth-in precipitate nuclei is formed at a high temperature, thereby increasing bulk micro defect (BMD). The density of (or oxygen precipitation), which increases the gettering abiblity of the wafer. Here, the growth of the precipitated nuclei may refer to a precipitate nuclei formed during the growth of the single crystal ingot. Here, oxygen precipitation or BMD in the wafer is an index indicating the oxygen precipitation ability of the wafer. After prolonged heat treatment (for example, heat treatment at 800 ° C for 4 hours and heat treatment at 1000 ° C for 16 hours), precipitation easily occurs, and oxygen precipitates or BMD formed in the wafer may be subjected to a laser-scattering method or a single-sided etching method. measuring.

圖4是說明取決於作為異質元素212的氮(N)的濃度((a)至(d))的磊晶晶圓的BMD密度的圖。4 is a graph illustrating the BMD density of an epitaxial wafer depending on the concentration ((a) to (d)) of nitrogen (N) as the heterojunction 212.

在圖4中,(a)表示當氮(N)不包括在基板210中時的BMD密度,(b)表示基板210中包含濃度為1E12 atom/cm3 的氮時的BMD密度,(c)表示在基板210中包含濃度為1E13 atom/cm3 的氮時的BMD密度,(d)表示在基板210中包含濃度為1E14 atom/cm3 的氮時的BMD密度。In FIG. 4, (a) shows the BMD density when nitrogen (N) is not included in the substrate 210, and (b) shows the BMD density when the substrate 210 contains nitrogen having a concentration of 1E12 atom/cm 3 , (c) The BMD density when the substrate 210 contains nitrogen having a concentration of 1E13 atom/cm 3 and (d) indicates the BMD density when the substrate 210 contains nitrogen having a concentration of 1E14 atom/cm 3 .

可以理解的是,與基板210中不包括異質元素212的情況相比,如圖4中的(a)所示,當異質元素212包括在基板210中時,BMD密度增加,如圖4中的(b)至(d)所示。It can be understood that, as compared with the case where the heterogeneous element 212 is not included in the substrate 210, as shown in (a) of FIG. 4, when the heterogeneous element 212 is included in the substrate 210, the BMD density is increased, as shown in FIG. (b) to (d).

另外,已知在矽基板210的主體中由氮(N)製成的各種原子複合結構(其為異質元素212)有助於錯位釘扎。因此,當異質元素212包括在基板210中時,可以增強晶圓的強度。在圖3中,可以理解的是,相較於基板210中不包括異質元素212的情況(310),在基板210中包括作為異質元素212的氮(N)的情況(320、330和340)中,滑移傳播的長度更多地減少。也就是說,當異質元素212包括在基板210中時,可以增強錯位釘扎(dislocation pinning)。In addition, it is known that various atomic composite structures made of nitrogen (N) in the body of the ruthenium substrate 210, which are heterogeneous elements 212, contribute to misalignment pinning. Therefore, when the heterogeneous element 212 is included in the substrate 210, the strength of the wafer can be enhanced. In FIG. 3, it can be understood that the case of including nitrogen (N) as the heterogeneous element 212 in the substrate 210 (320, 330, and 340) is compared with the case where the heterogeneous element 212 is not included in the substrate 210 (310). In the middle, the length of the slip propagation is more reduced. That is, when the heterogeneous element 212 is included in the substrate 210, dislocation pinning can be enhanced.

在圖3中,標號「320」表示氮的濃度範圍為1E12 atom/cm3 至1E13 atom/cm3 的情況,標號「330」表示氮的濃度範圍為1E13 atom/cm3 至1E14 atom/cm3 的情況,標號「340」表示氮的濃度範圍為1E14 atom/cm3 至1E15 atom/cm3 的情況,標號「350」對應於第三比較例,其中摻雜劑以高濃度摻雜,這將在下面描述。In Fig. 3, the symbol "320" indicates a nitrogen concentration ranging from 1E12 atom/cm 3 to 1E13 atom/cm 3 , and the symbol "330" indicates a nitrogen concentration ranging from 1E13 atom/cm 3 to 1E14 atom/cm 3 . In the case of the symbol "340", the concentration of nitrogen is in the range of 1E14 atom/cm 3 to 1E15 atom/cm 3 , and the label "350" corresponds to the third comparative example in which the dopant is doped at a high concentration, which will Described below.

特別地,參考圖3,可以理解,相較於當氮的濃度範圍為1E12 atom/cm3 至1E13 atom/cm3 (320)時,當氮的濃度等於或大於1E13 atom/cm3 (330、340)時,錯位傳播明顯被抑制得更多。In particular, referring to FIG. 3, it can be understood that when the concentration of nitrogen ranges from 1E12 atom/cm 3 to 1E13 atom/cm 3 (320), when the concentration of nitrogen is equal to or greater than 1E13 atom/cm 3 (330, At 340), misalignment is clearly suppressed more.

然而,當作為異質元素212的氮的濃度大於1E14 atom/cm3 時,生長的氧沉澱物的尺寸過度地增加,導致在磊晶晶圓表面上的缺陷,這可能會降低磊晶晶圓的質量。However, when the concentration of nitrogen as the heterogeneous element 212 is greater than 1E14 atom/cm 3 , the size of the grown oxygen precipitate excessively increases, resulting in defects on the surface of the epitaxial wafer, which may lower the epitaxial wafer quality.

圖5是說明根據初始氧濃度Oi和氮濃度[N]在磊晶晶圓中發生或不發生氮誘導的大缺陷(nitrogen-induced large defects,NILD)的圖。FIG. 5 is a graph illustrating nitrogen-induced large defects (NILD) occurring or not occurring in an epitaxial wafer according to an initial oxygen concentration Oi and a nitrogen concentration [N].

參考圖5,可以理解,當氮的濃度[N]等於或小於1E14 atom/cm3 (NILD FREE)時,在磊晶晶圓中沒有發現NILD。當氮的濃度[N]大於1E14 atom/cm3 (NILD FOUND)時,在磊晶晶圓中發現了NILD。特別地,可以理解,當氮的濃度[N]等於或小於1E14 atom/cm3 時,NILD的出現或不出現與初始氧濃度Oi無關。Referring to FIG. 5, it can be understood that when the concentration [N] of nitrogen is equal to or less than 1E14 atom/cm 3 (NILD FREE), no NILD is found in the epitaxial wafer. When the nitrogen concentration [N] is greater than 1E14 atom/cm 3 (NILD FOUND), NILD is found in the epitaxial wafer. In particular, it is understood that when the concentration [N] of nitrogen is equal to or less than 1E14 atom/cm 3 , the presence or absence of NILD is not related to the initial oxygen concentration Oi.

圖6A和6B是示出在磊晶晶圓中的磊晶層220的表面上出現或不出現圖案的視圖。6A and 6B are views showing the presence or absence of a pattern on the surface of the epitaxial layer 220 in the epitaxial wafer.

如圖5所示,當找到NILD時(410),在晶體層220的表面的中心可能出現缺陷圖案,如圖6A所示。另一方面,如圖5所示,當未找到NILD時(420),在磊晶層220的表面的中心不會出現圖案,如圖6B所示。As shown in FIG. 5, when the NILD is found (410), a defect pattern may appear in the center of the surface of the crystal layer 220 as shown in FIG. 6A. On the other hand, as shown in FIG. 5, when the NILD is not found (420), no pattern appears in the center of the surface of the epitaxial layer 220, as shown in FIG. 6B.

另外,當異質元素212的氮濃度小於1E12 atom/cm3 時,如圖3所示,錯位傳播抑制很小,這可能會導致晶圓強度下降,且BMD密度降低,如圖4所示。In addition, when the nitrogen concentration of the heterogeneous element 212 is less than 1E12 atom/cm 3 , as shown in FIG. 3, the misalignment propagation suppression is small, which may cause the wafer strength to decrease, and the BMD density to decrease, as shown in FIG.

總之,BMD密度高的氮濃度[N],晶圓強度顯著增加,不發生NILD,其氮濃度[N]可以從1E12 atom/cm3 到1E14 atom/cm3 ,例如,從1E12 atom/cm3 到6.8E13 atom/cm3 ,但實施例不限於此。In summary, the nitrogen density [N] of the BMD density is high, the wafer strength is significantly increased, and NILD does not occur, and the nitrogen concentration [N] can be from 1E12 atom/cm 3 to 1E14 atom/cm 3 , for example, from 1E12 atom/cm 3 . Up to 6.8E13 atom/cm 3 , but the embodiment is not limited thereto.

總之,如上所述,在步驟120中製備的基板210可以具有5E17 atom/cm3 至7E17 atom/cm3 範圍的初始氧濃度,可以沒有孔洞缺陷,可以包括1E10 atom/cm3 至1E17 atom/cm3 範圍的低濃度摻雜的摻雜劑,可以具有0.2 Ω·cm至100 Ω·cm範圍的電阻率,並且可以包括以1E12 atom/cm3 至1E14 atom/cm3 的濃度摻雜的異質元素212。滿足這些各種條件的基板210可以通過各種方法製造。In summary, as described above, the substrate 210 prepared in the step 120 may have an initial oxygen concentration ranging from 5E17 atom/cm 3 to 7E17 atom/cm 3 , may have no void defects, and may include 1E10 atom/cm 3 to 1E17 atom/cm. A range of low concentration doped dopants may have a resistivity ranging from 0.2 Ω·cm to 100 Ω·cm, and may include heterogeneous elements doped at a concentration of 1E12 atom/cm 3 to 1E14 atom/cm 3 212. The substrate 210 that satisfies these various conditions can be manufactured by various methods.

通常,浮區(floating zone,FZ)方法或Czochralski(CZ)方法經常作為製造基板210的方法。由於難以製造大直徑的基板210且以FZ法生長單晶錠的製程成本非常高,因此通常是使用CZ法來生長單晶錠。Generally, a floating zone (FZ) method or a Czochralski (CZ) method is often used as a method of manufacturing the substrate 210. Since it is difficult to manufacture the large-diameter substrate 210 and the process cost of growing the single crystal ingot by the FZ method is very high, the CZ method is usually used to grow the single crystal ingot.

在基板210的構成元素是矽的情況下,採用CZ法,在將多晶矽裝入石英坩堝並通過加熱石墨加熱器熔化之後,將晶種浸入所得的矽熔體中,使得在熔體界面處發生結晶,然後在旋轉的同時提升晶種,從而生長單晶矽錠。之後,對生長的單晶矽錠進行切片、蝕刻和拋光,以製造晶圓形式的基板210。In the case where the constituent element of the substrate 210 is tantalum, after the polycrystalline germanium is loaded into the quartz crucible and melted by heating the graphite heater by the CZ method, the seed crystal is immersed in the obtained crucible melt so that it occurs at the melt interface. Crystallization, and then the seed crystal is lifted while rotating, thereby growing a single crystal germanium ingot. Thereafter, the grown single crystal germanium ingot is sliced, etched, and polished to fabricate the substrate 210 in the form of a wafer.

此時,為了製造滿足上述各種條件的基板210,可以複雜地調整各種因素中的至少其中一者,如引入的量、引入的時間點、以及將異質元素212和摻雜劑引入矽熔體的速度、矽熔體的轉速、數量、位置、和加熱矽熔體的加熱器的加熱溫度、矽熔體中磁場的位置和強度、以及晶種的提升速度和轉速。At this time, in order to manufacture the substrate 210 satisfying the above various conditions, at least one of various factors such as the amount introduced, the time point of introduction, and the introduction of the heterogeneous element 212 and the dopant into the ruthenium melt may be complicatedly adjusted. Speed, speed, number, position of the melt, and the heating temperature of the heater that heats the helium melt, the position and strength of the magnetic field in the helium melt, and the rate and speed of the seed crystal.

再次參照圖1,對步驟120中製備的基板210進行快速熱退火(rapid thermal annealing,RTA)(或快速熱處理(rapid thermal processing,RTP))(步驟130)。可藉由執行步驟130以便在基板210的主體中形成空缺-過飽和區域(vacancy-supersaturated area)。另外,通過用基質210摻雜異質元素,如氮以及氧,可以誘發形成各種複合物,在RTA期間,通過空缺、氧和氮的相互作用,可有利地在隨後的處理中作用於形成氧沉澱核。此時形成的複合物通常可以是氧空缺複合物(vacancy-oxygen complex,VOx)和氮空缺複合物(nitrogen-vacancy complex,N-V),但實施例不限於此。Referring again to FIG. 1, the substrate 210 prepared in step 120 is subjected to rapid thermal annealing (RTA) (or rapid thermal processing (RTP)) (step 130). Step 130 may be performed to form a vacuum-supersaturated area in the body of the substrate 210. In addition, by doping the matrix 210 with heterogeneous elements such as nitrogen and oxygen, various complexes can be induced to form, during the RTA, by the interaction of vacancies, oxygen and nitrogen, which can advantageously act on the formation of oxygen precipitates in subsequent processing. nuclear. The complex formed at this time may generally be a vacuum-oxygen complex (VOx) and a nitrogen-vacancy complex (N-V), but the embodiment is not limited thereto.

同時,當快速熱退火(RTA)在低於1100℃的溫度下進行時,空缺的過飽和和各種複合物的形成可能不會充分發生。另外,當快速熱退火(RTA)在高於1300℃的溫度下進行時,在磊晶晶圓中可能發生滑移(slippage),導致晶圓強度的劣化。因此,快速熱退火(RTA)可以在1100℃至1300℃的溫度範圍內進行,但實施例不限於此。Meanwhile, when rapid thermal annealing (RTA) is performed at a temperature lower than 1,100 ° C, the supersaturation of the void and the formation of various complexes may not sufficiently occur. In addition, when rapid thermal annealing (RTA) is performed at a temperature higher than 1300 ° C, slippage may occur in the epitaxial wafer, resulting in deterioration of wafer strength. Therefore, rapid thermal annealing (RTA) can be performed in a temperature range of 1100 ° C to 1300 ° C, but the embodiment is not limited thereto.

另外,當快速熱退火(RTA)執行的時間長於數十秒時,在磊晶晶圓中可能會發生滑移,導致晶圓強度下降。因此,快速熱退火(RTA)可以在1秒至數十秒的範圍內執行,但實施例不限於此。In addition, when rapid thermal annealing (RTA) is performed for more than several tens of seconds, slippage may occur in the epitaxial wafer, resulting in a decrease in wafer strength. Therefore, rapid thermal annealing (RTA) can be performed in the range of 1 second to several tens of seconds, but the embodiment is not limited thereto.

另外,快速熱退火(RTA)可以使用混合有氬(Ar)和氮基化合物的混合氣體來進行。In addition, rapid thermal annealing (RTA) can be carried out using a mixed gas in which argon (Ar) and a nitrogen-based compound are mixed.

另外,當通過快速熱退火(RTA)在高溫下將空缺引入基板210的主體中時,可以產生其中產生氧沉澱(或BMD)的環境。這樣,為了使空缺充分地引入本體,可以通過多個熱處理步驟執行快速熱退火(RTA),並且可以在不同的溫度下執行各個熱處理步驟。In addition, when a void is introduced into the body of the substrate 210 at a high temperature by rapid thermal annealing (RTA), an environment in which oxygen precipitation (or BMD) is generated may be generated. Thus, in order to sufficiently introduce the void into the body, rapid thermal annealing (RTA) can be performed by a plurality of heat treatment steps, and each heat treatment step can be performed at different temperatures.

在下文中,將參考圖式描述通過兩個熱處理步驟執行快速熱退火(RTA)的示例。這裡,在兩個熱處理步驟中,首先執行的熱處理步驟被稱為「第一RTA處理步驟」,並且稍後執行的熱處理步驟被稱為「第二RTA處理步驟」。Hereinafter, an example in which rapid thermal annealing (RTA) is performed by two heat treatment steps will be described with reference to the drawings. Here, in the two heat treatment steps, the heat treatment step performed first is referred to as "first RTA processing step", and the heat treatment step performed later is referred to as "second RTA processing step".

圖7是用於解釋根據實施例的RTA過程的示例性圖表。FIG. 7 is an exemplary diagram for explaining an RTA process according to an embodiment.

參考圖7,可以第一溫度T1在第一期間P1執行第一RTA處理步驟,此後,可以第二溫度T2在第二期間P2執行第二RTA處理步驟。這裡,第一期間P1是從第二時間t2到第三時間t3的時段,而第二期間P2是從第四時間t4到第五時間t5的時段。Referring to FIG. 7, the first RTA processing step may be performed during the first period P1 at the first temperature T1, after which the second RTA processing step may be performed during the second period P2 at the second temperature T2. Here, the first period P1 is a period from the second time t2 to the third time t3, and the second period P2 is a period from the fourth time t4 to the fifth time t5.

這裡,第一溫度T1和第二溫度T2可不相同,且第二溫度T2可以高於第一溫度T1。另外,第二期間P2可等於或長於第一期間P1,第一溫度T1和第二溫度T2中的每一者可在1100℃至1300℃的範圍內,第一期間P1和第二期間P2中的每一者可在1秒到幾十秒的範圍內。Here, the first temperature T1 and the second temperature T2 may be different, and the second temperature T2 may be higher than the first temperature T1. In addition, the second period P2 may be equal to or longer than the first period P1, and each of the first temperature T1 and the second temperature T2 may be in a range of 1100 ° C to 1300 ° C, in the first period P1 and the second period P2 Each of them can range from 1 second to several tens of seconds.

接續參考圖7,同時將其中混合有氮基氣體和氬(Ar)氣體的混合氣體引入腔室,腔室中的溫度(或基板210的溫度)在第一升溫時段#1中增加。第一升溫時段#1是從第一時間t1到第二時間t2的時段,在此期間溫度上升的速率可以從20℃/s到100℃/s。Next, referring to FIG. 7, while a mixed gas in which a nitrogen-based gas and an argon (Ar) gas are mixed is introduced into the chamber, the temperature in the chamber (or the temperature of the substrate 210) is increased in the first temperature rising period #1. The first temperature rising period #1 is a period from the first time t1 to the second time t2, during which the rate of temperature rise may be from 20 ° C / s to 100 ° C / s.

此後,可以第一溫度T1在第一期間P1執行第一RTA處理步驟。例如,第一期間P1的範圍可以是1秒至10秒,第一溫度T1的範圍可以是1100℃至1300℃。此時,可以總混合氣體的流速的10%或更多的流速將氮基氣體引入腔室。例如,當總混合氣體以400sccm的流速引入腔室時,氮氣基氣體可以41sccm的流速引入。在第一期間P1期間,執行第一RTA處理步驟時,將氮基氣體引入腔室的的原因是控制基板210中的空缺濃度。然而,在進行第二RTA處理步驟時,停止引入氮基氣體。Thereafter, the first RTA processing step may be performed during the first period P1 at the first temperature T1. For example, the range of the first period P1 may be 1 second to 10 seconds, and the range of the first temperature T1 may be 1100 ° C to 1300 ° C. At this time, a nitrogen-based gas may be introduced into the chamber at a flow rate of 10% or more of the total mixed gas flow rate. For example, when the total mixed gas is introduced into the chamber at a flow rate of 400 sccm, the nitrogen-based gas can be introduced at a flow rate of 41 sccm. During the first period P1, when the first RTA processing step is performed, the reason for introducing the nitrogen-based gas into the chamber is to control the vacancy concentration in the substrate 210. However, when the second RTA processing step is performed, the introduction of the nitrogen-based gas is stopped.

在執行第一RTA處理步驟之後,腔室內的溫度(或基板210的溫度)增加(第二升溫時段#2)。第二升溫時段#2是從時刻t3到時刻t4的時段,且在此時段期間溫度上升的速率可以在20℃/s到100℃/s的範圍內。此後,可以在第二溫度T2執行第二RTA處理步驟以用於第二期間P2。例如,第二期間P2的範圍可以是1秒至10秒,第二溫度T2的範圍可以是1150℃至1200℃。After the first RTA processing step is performed, the temperature inside the chamber (or the temperature of the substrate 210) is increased (second temperature rising period #2). The second temperature rising period #2 is a period from time t3 to time t4, and the rate of temperature rise during this period may be in the range of 20 ° C / s to 100 ° C / s. Thereafter, a second RTA processing step can be performed at the second temperature T2 for the second period P2. For example, the second period P2 may range from 1 second to 10 seconds, and the second temperature T2 may range from 1150 °C to 1200 °C.

在圖7中,從第一時間t1到第六時間t6供應的氬氣體的流速可以在10slm至30slm的範圍內,但實施例不限於此。In FIG. 7, the flow rate of the argon gas supplied from the first time t1 to the sixth time t6 may be in the range of 10 slm to 30 slm, but the embodiment is not limited thereto.

在步驟130之後,可從已快速熱退火的基板210移除氮化層(步驟140)。在RTA期間,可能存在在熱處理期間產生的熱氮化層(下文中稱為「氮化層」)和在爐中引起的金屬污染。由於在不控制氮化層和金屬污染的情況下形成磊晶層220時可能無法確保最終磊晶晶圓的完美性,因此可以執行步驟140以去除污染源。After step 130, the nitride layer can be removed from the substrate 210 that has been rapidly thermally annealed (step 140). During the RTA, there may be a thermal nitride layer (hereinafter referred to as a "nitridation layer") generated during the heat treatment and metal contamination caused in the furnace. Since the perfection of the final epitaxial wafer may not be ensured when the epitaxial layer 220 is formed without controlling the nitride layer and metal contamination, step 140 may be performed to remove the source of contamination.

或者,當在這樣的熱氮化層保留在基板210的表面上的狀態下進行附加的熱處理時,由於在基板210的表面上存在氮化層,氮可能擴散到基板210的主體中,從而導致過量地形成氮-氧沉澱物。另外,當磊晶層220在熱氮化層保留的狀態下生長時,會抑制矽基板210和矽基氣體之間的反應而阻礙磊晶層220的生長,因此可能無法確保磊晶層220的完美性。因此,為了防止在隨後的熱處理期間在表面上發生不希望的缺陷的可能性,可以執行步驟140以去除作為污染源的氮化層。Alternatively, when an additional heat treatment is performed in a state where such a thermal nitride layer remains on the surface of the substrate 210, since a nitride layer exists on the surface of the substrate 210, nitrogen may diffuse into the body of the substrate 210, resulting in A nitrogen-oxygen precipitate is formed in excess. In addition, when the epitaxial layer 220 is grown in a state in which the thermal nitride layer remains, the reaction between the germanium substrate 210 and the germanium-based gas is suppressed to inhibit the growth of the epitaxial layer 220, and thus the epitaxial layer 220 may not be secured. Perfection. Therefore, in order to prevent the possibility of occurrence of undesired defects on the surface during the subsequent heat treatment, step 140 may be performed to remove the nitride layer as a source of contamination.

根據實施例,在步驟140中,可以對已經受快速熱退火的基板執行化學處理或機械加工至少其中一者以去除氮化層。According to an embodiment, in step 140, at least one of chemical treatment or machining may be performed on the substrate that has been subjected to rapid thermal annealing to remove the nitride layer.

例如,當進行化學處理以去除氮化層時,可使用RCA或類似於RCA的一些其他清潔方法,但實施例不限於任何特定的清潔方法。另外,當進行化學處理以除去氮化層時,可以使用含有氫氟酸(HF)的清潔液,但實施例不限於此。For example, when chemical treatment is performed to remove the nitride layer, RCA or some other cleaning method similar to RCA may be used, but embodiments are not limited to any particular cleaning method. Further, when chemical treatment is performed to remove the nitride layer, a cleaning liquid containing hydrofluoric acid (HF) may be used, but the embodiment is not limited thereto.

或者,當執行機械加工以去除氮化層時,可以拋光已經受快速熱退火的基板。Alternatively, when mechanical processing is performed to remove the nitride layer, the substrate that has been subjected to rapid thermal annealing may be polished.

在步驟140之後,對已經去除了氮化層的基板210進行退火(步驟150)。基於在步驟130中由塊體形成的空缺-過飽和區域和由其形成的各種複合物,進行步驟150以誘導增強的氧沉澱物成核,並獲得額外的熱穩定性。隨著空缺過飽和度增加,氧沉澱物成核速率可以增加,並且隨著可以充當成核位點的複合物的量增加,也可以增加氧沉澱物成核速率。例如,通過使用根據實施例的步驟130的RTA處理中形成的空缺-氧複合物和氮-空缺複合物作為成核位點,可以在退火處理中獲得增強的氧沉澱成核速率。因此,由於在根據實施例的方法之後形成更大量的氧沉澱核,所以即使在形成磊晶層220的步驟160之後,足夠量的氧沉澱核也可以存在,並且可以在隨後的處理過程中生長成沉澱物並且可能有助於吸雜,但實施例不限於此。After step 140, the substrate 210 from which the nitride layer has been removed is annealed (step 150). Based on the vacancy-supersaturated regions formed by the blocks in step 130 and the various complexes formed therefrom, step 150 is performed to induce enhanced oxygen precipitate nucleation and to obtain additional thermal stability. As the vacancy supersaturation increases, the oxygen precipitate nucleation rate can increase, and as the amount of complex that can act as a nucleation site increases, the oxygen precipitate nucleation rate can also be increased. For example, by using the vacancy-oxygen complex and the nitrogen-vacancy complex formed in the RTA process according to step 130 of the embodiment as a nucleation site, an enhanced oxygen precipitation nucleation rate can be obtained in the annealing process. Therefore, since a larger amount of oxygen precipitated nuclei is formed after the method according to the embodiment, a sufficient amount of oxygen precipitated nuclei may exist even after the step 160 of forming the epitaxial layer 220, and may be grown during subsequent processes. It forms a precipitate and may contribute to gettering, but the embodiment is not limited thereto.

例如,當退火溫度高於950℃時,可能發生熱滑移(thermal slippage),這可能使磊晶晶圓中磊晶層220的結晶度惡化。另外,當退火溫度低於600℃時,可能不會充分發生氧沉澱成核。因此,退火處理可以在600℃至950℃的溫度範圍內進行,但實施例不限於此。For example, when the annealing temperature is higher than 950 ° C, thermal slippage may occur, which may deteriorate the crystallinity of the epitaxial layer 220 in the epitaxial wafer. In addition, when the annealing temperature is lower than 600 ° C, oxygen precipitation nucleation may not occur sufficiently. Therefore, the annealing treatment can be performed in a temperature range of 600 ° C to 950 ° C, but the embodiment is not limited thereto.

另外,考慮到培養時間,退火處理可以在10分鐘至幾小時的範圍內進行。Further, the annealing treatment can be carried out in the range of 10 minutes to several hours in consideration of the culture time.

圖8是用於解釋根據實施例的退火處理的示例性圖表。FIG. 8 is an exemplary chart for explaining an annealing process according to an embodiment.

參照圖8,當氬氣體被引入腔室時,腔室中的溫度(或基板210的溫度)於第三升溫時段#3增加。第三升溫時段#3是從第七時間t7到第八時間t8的時段,且在此時段期間溫度升高的速率可以在2℃/min至10℃/min的範圍內。Referring to FIG. 8, when argon gas is introduced into the chamber, the temperature in the chamber (or the temperature of the substrate 210) increases in the third temperature rising period #3. The third temperature rising period #3 is a period from the seventh time t7 to the eighth time t8, and the rate of temperature rise during this period may be in the range of 2 ° C / min to 10 ° C / min.

此後,可以第三溫度T3於第三時段P3下執行退火。例如,第三階段P3可以在0.1小時至2小時的範圍內,第三階段T3可以在600℃至950℃的範圍內。此後,腔室中的溫度(或基板210的溫度)於第一減速時間#1降低。第一減速期#1是從第九時間t9到第十時間t10的時間段,且在此期間溫度下降的速率可以在2℃/min至10℃/min的範圍內,但實施例不限於此。Thereafter, annealing may be performed at the third temperature T3 for the third period P3. For example, the third stage P3 may be in the range of 0.1 hour to 2 hours, and the third stage T3 may be in the range of 600 °C to 950 °C. Thereafter, the temperature in the chamber (or the temperature of the substrate 210) is lowered at the first deceleration time #1. The first deceleration period #1 is a period from the ninth time t9 to the tenth time t10, and the rate of temperature drop during this period may be in the range of 2 ° C/min to 10 ° C/min, but the embodiment is not limited thereto. .

在圖8中,從第七時間t7到第十時間t10供應的氬氣體的流速可以在10slm至30slm的範圍內,但實施例不限於此。In FIG. 8, the flow rate of the argon gas supplied from the seventh time t7 to the tenth time t10 may be in the range of 10 slm to 30 slm, but the embodiment is not limited thereto.

在步驟150之後,如圖2B所示,在已退火的基板210A上形成磊晶層220,從而完成磊晶晶圓的製造(步驟160)。After step 150, as shown in FIG. 2B, an epitaxial layer 220 is formed on the annealed substrate 210A, thereby completing the fabrication of the epitaxial wafer (step 160).

儘管未在圖1中示出,但是在執行步驟150之後且在執行步驟160之前可以進一步執行預處理程序。進行預處理程序的原因是為了除去在已經進行了步驟150的基板210A上存在的有機污染物和原生氧化物。Although not shown in FIG. 1, the pre-processing procedure may be further performed after performing step 150 and before performing step 160. The reason for performing the pretreatment procedure is to remove organic contaminants and native oxides present on the substrate 210A on which the step 150 has been performed.

圖9是用於解釋根據實施例的預處理程序和步驟160的示例性圖表。FIG. 9 is an exemplary diagram for explaining a pre-processing procedure and step 160 in accordance with an embodiment.

參照圖9,在預處理程序的情況下,在已執行步驟150的基板210A加載到腔室中之後,腔室內的溫度(或基板210A的溫度)在第四升溫時段#4中增加。第四升溫時段#4是從第十一時間t11到第十二時間t12的時段,且在此時段期間溫度上升的速率可以在1℃/s至20℃/s的範圍內。Referring to FIG. 9, in the case of the pre-processing procedure, after the substrate 210A in which the step 150 has been performed is loaded into the chamber, the temperature inside the chamber (or the temperature of the substrate 210A) is increased in the fourth temperature rising period #4. The fourth temperature rising period #4 is a period from the eleventh time t11 to the twelfth time t12, and the rate of temperature rise during this period may be in the range of 1 ° C / s to 20 ° C / s.

隨後,可以第四溫度T4經由氫(H2 )烘焙和氯化氫(HCl)蝕刻於第四時段P4執行預處理程序。這裡,第四時段P4可以是從第十二時間t12到第十三時間t13的時段,且可以在20秒到40秒的範圍內,而第四溫度T4可以在1110℃到1160℃的範圍內。這裡,氫用於去除在已執行步驟150的基板210上形成的原生氧化物,並清潔已執行步驟150的基板210。另外,氯化氫用於從已執行步驟150的基板210A去除表面缺陷。Subsequently, the pre-processing procedure may be performed at a fourth temperature T4 via hydrogen (H 2 ) baking and hydrogen chloride (HCl) etching in the fourth period P4. Here, the fourth period P4 may be a period from the twelfth time t12 to the thirteenth time t13, and may be in the range of 20 seconds to 40 seconds, and the fourth temperature T4 may be in the range of 1110 ° C to 1160 ° C . Here, hydrogen is used to remove the native oxide formed on the substrate 210 on which the step 150 has been performed, and the substrate 210 on which the step 150 has been performed is cleaned. In addition, hydrogen chloride is used to remove surface defects from the substrate 210A on which the step 150 has been performed.

隨後,腔室中的溫度(或基板210A的溫度)於第二減速時間#2降低。第二減速時段#2是從第十三時間t13到第十四時間t14的時段,且在此時段期間溫度下降的速率可以在1℃/s至20℃/s的範圍內。Subsequently, the temperature in the chamber (or the temperature of the substrate 210A) is lowered at the second deceleration time #2. The second deceleration period #2 is a period from the thirteenth time t13 to the fourteenth time t14, and the rate of temperature drop during this period may be in the range of 1 ° C / s to 20 ° C / s.

隨後,在基板210A上形成磊晶層220,同時以第五溫度T5於第五週期P5供應反應物。這裡,第五時段P5可以是從第十四時間t14到第十五時間t15的時段,且可以在10秒到30秒的範圍內,而第五溫度T5可以在1090℃到1140℃的範圍內。當反應物,如SiH4 、Si2 H6 、二氯矽烷(DCS)或四氯矽烷(TCS),例如,將含有矽的TCS氣體和如B2 H6 (PH3 )的摻雜氣體在第五個週期P5引入腔室中,可在基板210A的表面上形成化學沉積反應以形成磊晶層220,但實施例不限於此。Subsequently, an epitaxial layer 220 is formed on the substrate 210A while the reactant is supplied at the fifth temperature T5 at the fifth period P5. Here, the fifth period P5 may be a period from the fourteenth time t14 to the fifteenth time t15, and may be in the range of 10 seconds to 30 seconds, and the fifth temperature T5 may be in the range of 1090 ° C to 1140 ° C . When a reactant such as SiH 4 , Si 2 H 6 , dichlorodecane (DCS) or tetrachlorosilane (TCS), for example, a TCS gas containing ruthenium and a doping gas such as B 2 H 6 (PH 3 ) are The fifth period P5 is introduced into the chamber, and a chemical deposition reaction may be formed on the surface of the substrate 210A to form the epitaxial layer 220, but the embodiment is not limited thereto.

隨後,腔室中的溫度(或基板210A的溫度)於第三減速時間#3降低。第三減速時段#3是從第十五時間t15到第十六時間t16的時段,且在該時段期間溫度下降的速率可以在1℃/s至20℃/s的範圍內。Subsequently, the temperature in the chamber (or the temperature of the substrate 210A) is lowered at the third deceleration time #3. The third deceleration period #3 is a period from the fifteenth time t15 to the sixteenth time t16, and the rate of temperature drop during the period may be in the range of 1 ° C / s to 20 ° C / s.

在圖9中,從第十一時間t11到第十六時間t16供應的氫氣(H2)的流速可以在50slm至100sl的範圍內,從第十四時間t14到第十五時間t15供應的反應物的流速可以在0.01slm至0.1slm的範圍內,但實施例不限於此。In FIG. 9, the flow rate of the hydrogen gas (H2) supplied from the eleventh time t11 to the sixteenth time t16 may be in the range of 50 slm to 100 sl, and the reactant supplied from the fourteenth time t14 to the fifteenth time t15. The flow rate may be in the range of 0.01 slm to 0.1 slm, but the embodiment is not limited thereto.

例如,形成在基板210A上的磊晶層220的厚度可以在1mm到10mm的範圍內,但實施例不限於此。For example, the thickness of the epitaxial layer 220 formed on the substrate 210A may be in the range of 1 mm to 10 mm, but the embodiment is not limited thereto.

在下文中,將參考圖10至13比較和描述實施例和比較例。此外,當如圖7至9所示執行圖1中所示的步驟130、140、150和160時,上述圖4至圖6和下面將描述的圖10至圖13可以對應獲得的結果。Hereinafter, embodiments and comparative examples will be compared and described with reference to FIGS. 10 to 13. Further, when the steps 130, 140, 150, and 160 shown in FIG. 1 are performed as shown in FIGS. 7 to 9, the above-described FIGS. 4 to 6 and FIGS. 10 to 13 which will be described below may correspond to the obtained results.

第一比較例是在不進行RTA處理和退火處理的情況下製造磊晶晶圓的情況。The first comparative example is a case where an epitaxial wafer is manufactured without performing RTA processing and annealing treatment.

根據第二比較例的晶圓製造方法(下文中稱為「第二比較例」)是從圖1所示的晶圓製造方法100中省略步驟150的情況。此外,在第二比較示例的情況下,可以省略圖1中所示的步驟140。The wafer manufacturing method according to the second comparative example (hereinafter referred to as "second comparative example") is a case where step 150 is omitted from the wafer manufacturing method 100 shown in FIG. 1. Further, in the case of the second comparative example, the step 140 shown in FIG. 1 may be omitted.

根據第三比較例的晶圓製造方法(下文中稱為「第三比較例」)是從圖1所示的晶圓製造方法100中省略步驟130和140的情況。The wafer manufacturing method according to the third comparative example (hereinafter referred to as "third comparative example") is a case where steps 130 and 140 are omitted from the wafer manufacturing method 100 shown in FIG. 1.

根據第四比較例(下文中稱為「第四比較例」)的晶圓製造方法,就是使用基板210製造磊晶晶圓,基板210包括高濃度摻雜劑,例如濃度為1E18 atom/cm3 或更高的硼的情況,與實施例不同。According to the wafer manufacturing method of the fourth comparative example (hereinafter referred to as "fourth comparative example"), the epitaxial wafer is manufactured using the substrate 210, and the substrate 210 includes a high concentration dopant such as a concentration of 1E18 atom/cm 3 The case of boron or higher is different from the embodiment.

為了提高氧沉澱物的熱穩定性,第二比較例可包括RTA方法,並且第三比較例可包括退火處理。In order to increase the thermal stability of the oxygen precipitate, the second comparative example may include an RTA method, and the third comparative example may include an annealing treatment.

在不進行RTA處理且如第三比較例中那樣僅執行退火處理的情況下,存在於生長狀態的氧沉澱核生長,且僅誘導輕微的額外成核。因此,當形成磊晶層220的過程是在超高溫下進行時,例如,在步驟160中的1100℃下,保持不消散的核的密度可能不足。In the case where the RTA treatment was not performed and only the annealing treatment was performed as in the third comparative example, the oxygen precipitated nuclei present in the grown state grew, and only slight additional nucleation was induced. Therefore, when the process of forming the epitaxial layer 220 is performed at an ultrahigh temperature, for example, at 1100 ° C in step 160, the density of the nuclei remaining undissipated may be insufficient.

另外,沒有COP的基板210通常具有不均勻的生長點缺陷分佈,即初始狀態下的空缺缺陷和/或自填隙點缺陷(self-interstitial dot defects)。因此,BMD密度的均勻性在晶圓的徑向上較差。當不進行RTA處理且如第三比較例中那樣僅執行退火處理時,無法克服BMD密度的不均勻性。In addition, the substrate 210 without COP generally has a non-uniform distribution of growth point defects, that is, vacancy defects in the initial state and/or self-interstitial dot defects. Therefore, the uniformity of BMD density is poor in the radial direction of the wafer. When the RTA treatment was not performed and only the annealing treatment was performed as in the third comparative example, the unevenness of the BMD density could not be overcome.

在如第二比較例中僅執行RTA處理且不執行退火處理的情況下,當基板210快速加熱到高溫時,在基板210的主體中形成空缺-過飽和區域,然後基板210再次快速冷卻至室溫,可以抑制點缺陷的重新組合,並可保存空缺-過飽和區域。即使僅進行RTA處理,只要確保熱處理的均勻性,空缺-過飽和區域可以在整個基板210上均等地形成以補償BMD密度的不均勻性。然而,由於在RTA處理中形成的空缺-過飽和區域在如稍後描述的步驟160中的磊晶製程的高溫熱處理製程期間不處於穩定狀態,大部分空缺-過飽和區域在形成磊晶層220的過程中會消散。因此,在形成磊晶層220的步驟160之後,RTA處理的效果可能消失且磊晶晶圓的BMD密度可能劣化。In the case where only the RTA process is performed as in the second comparative example and the annealing process is not performed, when the substrate 210 is rapidly heated to a high temperature, a vacancy-supersaturation region is formed in the body of the substrate 210, and then the substrate 210 is rapidly cooled again to room temperature. It can suppress the recombination of point defects and save the vacancy-supersaturation area. Even if only the RTA process is performed, as long as the uniformity of the heat treatment is ensured, the vacancy-supersaturated region can be equally formed over the entire substrate 210 to compensate for the unevenness of the BMD density. However, since the vacancy-supersaturated region formed in the RTA process is not in a stable state during the high-temperature heat treatment process of the epitaxial process in the step 160 described later, the process of forming the epitaxial layer 220 in most of the vacancy-supersaturated regions is performed. The middle will dissipate. Therefore, after the step 160 of forming the epitaxial layer 220, the effect of the RTA process may disappear and the BMD density of the epitaxial wafer may deteriorate.

總之,當使用包括低濃度摻雜劑的基板210製造根據第一比較例、第二比較例或第三比較例的晶圓時,BMD密度可能低且不均勻。In summary, when a wafer according to the first comparative example, the second comparative example, or the third comparative example is fabricated using the substrate 210 including the low concentration dopant, the BMD density may be low and uneven.

另一方面,在根據實施例的晶圓製造方法的情況下,在步驟130中執行RTA處理以在基板210的主體中形成空缺-過飽和區域和各種複合物,之後,退火處理在步驟150中進行,因此,與形成磊晶層220的過程相比,即使在1100℃或更高溫度下進行高溫熱處理之後,存在的氧沉澱核的數量增加。因此,當在步驟160中形成磊晶層220時,可以通過使用磊晶晶圓在裝置處理中存在的從沉澱核生長的氧沉澱物來確保金屬污染物吸收。On the other hand, in the case of the wafer manufacturing method according to the embodiment, the RTA process is performed in step 130 to form a void-supersaturated region and various composites in the body of the substrate 210, after which the annealing process is performed in step 150. Therefore, the number of oxygen-precipitating nuclei present increases even after the high-temperature heat treatment at 1100 ° C or higher, compared to the process of forming the epitaxial layer 220. Therefore, when the epitaxial layer 220 is formed in step 160, metal contaminant absorption can be ensured by using an oxygen precipitate grown from the precipitated nuclei present in the device processing using the epitaxial wafer.

圖10是比較根據第一比較例至第四比較例製造的磊晶晶圓和實施例的BMD密度的圖。在圖10中,(a)對應於第一比較例,(b)對應於第二比較例,(c)對應於第三比較例,(d)對應於實施例,而(e)對應於第四個比較例。FIG. 10 is a graph comparing the BMD densities of the epitaxial wafers and the examples manufactured according to the first comparative example to the fourth comparative example. In FIG. 10, (a) corresponds to the first comparative example, (b) corresponds to the second comparative example, (c) corresponds to the third comparative example, (d) corresponds to the embodiment, and (e) corresponds to the first Four comparison examples.

可以理解的是,圖10(d)所示的由實施例製造的磊晶晶圓的BMD密度高於在圖10的(a)至(c)中所示的分別由第一比較例、第二比較例和第三比較例製造的磊晶晶圓的BMD密度。可以理解的是,圖10的(d)中所示的BMD密度基本上等於由第四比較例製造的圖10的(e)中所示的磊晶晶圓的BMD密度。根據實施例的晶圓的BMD密度可以在7E9 atom/cm3 至1.5E10 atom/cm3 的範圍內。It can be understood that the BMD density of the epitaxial wafer fabricated by the embodiment shown in FIG. 10(d) is higher than that shown in (a) to (c) of FIG. 10 by the first comparative example, respectively. The BMD density of the epitaxial wafers produced in the second comparative example and the third comparative example. It can be understood that the BMD density shown in (d) of FIG. 10 is substantially equal to the BMD density of the epitaxial wafer shown in (e) of FIG. 10 manufactured by the fourth comparative example. The BMD density of the wafer according to the embodiment may range from 7E9 atom/cm 3 to 1.5E10 atom/cm 3 .

圖11A至11E是比較根據第一比較例至第四比較例製造的磊晶晶圓和實施例的BMD密度的均勻性的曲線圖。在每個圖中,橫軸表示晶圓在徑向中的位置,「0」表示晶圓的中心,縱軸表示BMD密度。11A to 11E are graphs comparing the uniformity of the BMD density of the epitaxial wafers and the examples manufactured according to the first comparative example to the fourth comparative example. In each of the figures, the horizontal axis represents the position of the wafer in the radial direction, "0" represents the center of the wafer, and the vertical axis represents the BMD density.

下面參照圖11A至11E,比較通過各種方法製造的磊晶晶圓的BMD密度的均勻性。BMD密度的均勻性可以通過以下公式1計算。The uniformity of the BMD density of the epitaxial wafers fabricated by various methods is compared with reference to FIGS. 11A through 11E. The uniformity of the BMD density can be calculated by the following formula 1.

公式1:D =(MAX-MIN)/2AVGEquation 1: D = (MAX-MIN)/2AVG

於此,「D」是BMD密度的均勻性,「MAX」是BMD密度的最大值,「MIN」是BMD密度的最小值,「AVG」是BMD密度的平均值。Here, "D" is the uniformity of BMD density, "MAX" is the maximum value of BMD density, "MIN" is the minimum value of BMD density, and "AVG" is the average value of BMD density.

如圖11A所示,由第一比較例製造的磊晶晶圓中的BMD密度的均勻性為141.4%。As shown in FIG. 11A, the uniformity of the BMD density in the epitaxial wafer fabricated by the first comparative example was 141.4%.

如圖11B所示,由第二比較例製造的磊晶晶圓中的BMD密度的均勻性為51.8%。As shown in FIG. 11B, the uniformity of the BMD density in the epitaxial wafer fabricated by the second comparative example was 51.8%.

如圖11C所示,由第三比較例製造的磊晶晶圓中的BMD密度的均勻性為96.6%。As shown in FIG. 11C, the uniformity of the BMD density in the epitaxial wafer manufactured by the third comparative example was 96.6%.

如圖11D所示,由實施例製造的磊晶晶圓中的BMD密度的均勻性為10.4%。As shown in Fig. 11D, the uniformity of the BMD density in the epitaxial wafer fabricated by the example was 10.4%.

如圖11E所示,由第四比較例製造的磊晶晶圓中的BMD密度的均勻性為1.8%。As shown in FIG. 11E, the uniformity of the BMD density in the epitaxial wafer manufactured by the fourth comparative example was 1.8%.

總之,根據實施例的晶圓中BMD密度的均勻性可以在20%以內,優選地,可以是大約10%,例如,10.4%,但實施例不限於此。In summary, the uniformity of the BMD density in the wafer according to the embodiment may be within 20%, preferably, may be about 10%, for example, 10.4%, but the embodiment is not limited thereto.

圖12A至12E示出了根據第一比較例至第四比較例和實施例製造的磊晶晶圓的拍攝圖。在每幅圖中,黑點代表BMD。12A to 12E show photographs of epitaxial wafers manufactured according to the first comparative example to the fourth comparative example and the embodiment. In each figure, black dots represent BMD.

圖12A至12E是通過光學顯微鏡獲得的蝕刻磊晶晶圓的照片。12A to 12E are photographs of an etched epitaxial wafer obtained by an optical microscope.

如圖12A所示,由第一比較例製造的磊晶晶圓具有非常少量的BMD。由第二比較例製造的磊晶晶圓使用沒有退火處理的RTA處理,如圖12B所示,並且具有如圖12A中的極少數量的BMD。另一方面,由第三比較例製造的磊晶晶圓使用沒有RTA處理的退火處理,如圖12C所示,並且具有比圖12A或圖12B中數量更大的BMD。As shown in FIG. 12A, the epitaxial wafer fabricated by the first comparative example has a very small amount of BMD. The epitaxial wafer fabricated by the second comparative example was processed using an RTA without annealing treatment, as shown in Fig. 12B, and had a very small number of BMD as in Fig. 12A. On the other hand, the epitaxial wafer fabricated by the third comparative example used an annealing treatment without RTA treatment, as shown in FIG. 12C, and had a larger number of BMD than in FIG. 12A or FIG. 12B.

由實施例製造的磊晶晶圓,其同時使用RTA處理和退火處理,如圖12D所示,並且可以理解,相較於圖12A至12C中的那些磊晶晶圓,實施例的磊晶晶圓具有顯著更大的BMD數量。The epitaxial wafer fabricated by the embodiment is simultaneously subjected to RTA processing and annealing treatment as shown in FIG. 12D, and it can be understood that the epitaxial crystal of the embodiment is compared to those of the epitaxial wafers of FIGS. 12A to 12C. The circle has a significantly larger number of BMDs.

這樣,當根據實施例製造磊晶晶圓時,BMD的數量增加,以對應於由圖12E所示的第四比較例製造的磊晶晶圓中BMD的數量。Thus, when the epitaxial wafer is fabricated according to the embodiment, the number of BMDs is increased to correspond to the number of BMDs in the epitaxial wafer fabricated by the fourth comparative example shown in FIG. 12E.

圖13是表示根據第一比較例至第四比較例和實施例製造的磊晶晶圓的吸雜能力的曲線圖。圖13示出了污染金屬,特別是污染金屬鎳(Ni)的吸雜能力。Fig. 13 is a graph showing the gettering ability of the epitaxial wafers manufactured according to the first comparative example to the fourth comparative example and the examples. Figure 13 shows the gettering ability of contaminated metals, particularly contaminated metal nickel (Ni).

在由第一比較例製造的磊晶晶圓中,如圖13的(a)所示,吸雜能力非常低,在50%至60%的範圍內。由第三比較例製造的磊晶晶圓使用沒有RTA處理的退火處理,如圖13的(b)所示,與圖13(a)相比,對鎳的吸雜能力提高到70%。In the epitaxial wafer manufactured by the first comparative example, as shown in (a) of FIG. 13, the gettering ability is very low, in the range of 50% to 60%. The epitaxial wafer manufactured by the third comparative example was annealed without RTA treatment, and as shown in FIG. 13(b), the gettering ability for nickel was increased to 70% as compared with FIG. 13(a).

此時,根據實施例製造的使用RTA處理和退火處理的磊晶晶圓,如圖13C所示,並且可以理解,與圖13的(a)和(b)中的那些磊晶晶圓的吸雜能力相比,對鎳的吸雜能力進一步提高到80%或更多。這樣,當根據實施例製造磊晶晶圓時,其吸雜能力增強,以對應於由圖13的(d)所示的第四比較例製造的磊晶晶圓的吸雜能力。At this time, the epitaxial wafers processed using the RTA and the annealed according to the embodiment are as shown in FIG. 13C, and it can be understood that the epitaxial wafers of (a) and (b) of FIG. 13 are sucked. Compared with the heterogeneous ability, the gettering ability of nickel is further increased to 80% or more. Thus, when the epitaxial wafer is manufactured according to the embodiment, its gettering ability is enhanced to correspond to the gettering ability of the epitaxial wafer fabricated by the fourth comparative example shown in (d) of FIG.

總之,可以理解的是,當如實施例中那樣使用RTA處理和退火處理製造磊晶晶圓時,磊晶晶圓的BMD密度增加,改善BMD密度的均勻性,並且提高晶圓的吸雜能力。In summary, it can be understood that when the epitaxial wafer is fabricated by using RTA processing and annealing treatment as in the embodiment, the BMD density of the epitaxial wafer is increased, the uniformity of BMD density is improved, and the gettering ability of the wafer is improved. .

在下文中,將參考圖式描述根據實施例的晶圓(例如,磊晶晶圓或塊體晶圓)。Hereinafter, a wafer (for example, an epitaxial wafer or a bulk wafer) according to an embodiment will be described with reference to the drawings.

根據實施例的塊體晶圓(或磊晶裸片)可以通過執行圖1中所示的上述晶圓製造方法100的步驟120至150來製造,但實施例不限於此。也就是說,根據另一實施例的塊體晶圓(或磊晶裸片)可以通過除圖1中所示的晶圓製造方法100之外的方法製造。The bulk wafer (or epitaxial die) according to the embodiment may be fabricated by performing steps 120 to 150 of the above-described wafer fabrication method 100 shown in FIG. 1, but the embodiment is not limited thereto. That is, a bulk wafer (or epitaxial die) according to another embodiment may be fabricated by a method other than the wafer fabrication method 100 shown in FIG.

另外,可以通過執行圖1中所示的上述晶圓製造方法100的步驟120至160來製造實施例的磊晶晶圓,但是實施例不限於此。也就是說,根據另一實施例的磊晶晶圓可以通過除圖1中所示的晶圓製造方法100之外的方法製造。In addition, the epitaxial wafer of the embodiment may be fabricated by performing steps 120 to 160 of the above-described wafer fabrication method 100 illustrated in FIG. 1, but the embodiment is not limited thereto. That is, the epitaxial wafer according to another embodiment can be fabricated by a method other than the wafer fabrication method 100 shown in FIG.

根據實施例的晶圓可包括以1E17 atom/cm3 或更低的低濃度摻雜的摻雜劑。The wafer according to the embodiment may include a dopant doped at a low concentration of 1E17 atom/cm 3 or less.

另外,包括在晶圓中的摻雜劑的濃度的最小值可以是1E13 atom/cm3 ,但實施例不限於此。這裡,導電摻雜劑可以是p型摻雜劑或n型摻雜劑。例如,硼可以作為p型摻雜劑包含在晶圓中。也就是說,根據實施例的晶圓可具有0.2 Ω·cm或更大的電阻率。另外,根據實施例的晶圓可具有100 Ω·cm或更小的電阻率。In addition, the minimum value of the concentration of the dopant included in the wafer may be 1E13 atom/cm 3 , but the embodiment is not limited thereto. Here, the conductive dopant may be a p-type dopant or an n-type dopant. For example, boron can be included in the wafer as a p-type dopant. That is, the wafer according to the embodiment may have a resistivity of 0.2 Ω·cm or more. In addition, the wafer according to the embodiment may have a resistivity of 100 Ω·cm or less.

另外,根據實施例的晶圓中BMD(氧沉澱)密度的均勻性在徑向上可以在20%,優選地,大約10%,例如,10.4%之內。這裡,可以使用上述公式1計算BMD密度的均勻性。特別地,根據實施例的晶圓可以沒有孔洞缺陷,即COP。當晶圓沒有COP時,晶圓可能具有完美性。Further, the uniformity of the BMD (oxygen precipitation) density in the wafer according to the embodiment may be within 20%, preferably, about 10%, for example, 10.4% in the radial direction. Here, the uniformity of the BMD density can be calculated using Equation 1 above. In particular, the wafer according to an embodiment may have no hole defects, ie COP. When the wafer has no COP, the wafer may be perfect.

通常,當晶圓沒有COP時,其BMD密度不均勻。另一方面,雖然根據實施例的晶圓沒有COP,例如,如圖11D所示,其BMD密度是均勻的,這是因為晶圓經受RTA處理和退火處理,如圖1所示。Generally, when the wafer has no COP, its BMD density is not uniform. On the other hand, although the wafer according to the embodiment has no COP, for example, as shown in FIG. 11D, its BMD density is uniform because the wafer is subjected to RTA processing and annealing treatment as shown in FIG.

另外,根據實施例的晶圓中的初始氧濃度可以在5E17 atom/cm3 至7E17 atom/cm3 的範圍內。這樣,由於晶圓的初始氧濃度具有7E17 atom/cm3 的高值,如圖3所示,可以提高晶圓的機械強度。另外,當晶圓具有在上述範圍內的初始氧濃度時,在使用晶圓的裝置中不會產生缺陷,因此,不會引起洩漏並且可以穩定地產生氧沉澱。In addition, the initial oxygen concentration in the wafer according to the embodiment may be in the range of 5E17 atom/cm 3 to 7E17 atom/cm 3 . Thus, since the initial oxygen concentration of the wafer has a high value of 7E17 atom/cm 3 , as shown in FIG. 3, the mechanical strength of the wafer can be improved. In addition, when the wafer has an initial oxygen concentration within the above range, no defects are generated in the apparatus using the wafer, and therefore, no leakage is caused and oxygen precipitation can be stably generated.

另外,根據實施例的晶圓可包括構成元素和異質元素。異質元素和構成元素是不同類型的。例如,構成元素可以包括矽,而異質元素可以包括氮。由於根據實施例的晶圓包括異質元素,所以可以增強晶圓的強度,如圖3所示,並且BMD密度增加,從而可以增強吸雜能力,如圖4所示。In addition, the wafer according to the embodiment may include constituent elements and heterogeneous elements. Heterogeneous elements and constituent elements are of different types. For example, the constituent elements may include ruthenium, and the heterogeneous elements may include nitrogen. Since the wafer according to the embodiment includes a heterogeneous element, the strength of the wafer can be enhanced, as shown in FIG. 3, and the BMD density is increased, so that the gettering ability can be enhanced, as shown in FIG.

另外,根據實施例的晶圓中的BMD密度可以在7E9 atom/cm3 至1.5E10 atom/cm3 的範圍內,並且晶圓的金屬吸雜能力可以在80%至90%的範圍內。In addition, the BMD density in the wafer according to the embodiment may be in the range of 7E9 atom/cm 3 to 1.5E10 atom/cm 3 , and the metal gettering ability of the wafer may be in the range of 80% to 90%.

例如,異質元素(例如氮)的濃度可以在1E12 atom/cm3 至1E14 atom/cm3 的範圍內,但實施例不限於此。當異質元素的濃度在該範圍內時,如圖4所示BMD密度高,如圖3所示,晶圓強度顯著增強,並且如圖5和6B所示,不發生NILD。參見圖3,可以看出,根據實施例的晶圓具有40mm或更小的錯位傳播,從而具有足夠的強度以能夠在加工過程中抵抗變形或滑動。For example, the concentration of the hetero element (for example, nitrogen) may be in the range of 1E12 atom/cm 3 to 1E14 atom/cm 3 , but the embodiment is not limited thereto. When the concentration of the heterogeneous element is within this range, as shown in FIG. 4, the BMD density is high, as shown in FIG. 3, the wafer strength is remarkably enhanced, and as shown in FIGS. 5 and 6B, NILD does not occur. Referring to FIG. 3, it can be seen that the wafer according to the embodiment has misalignment propagation of 40 mm or less, thereby having sufficient strength to resist deformation or sliding during processing.

儘管上面已經描述了實施例,但實施例僅僅是作為示例而提出,並不意圖限制本發明。 對於本領域技術人員顯而易見的是,可以在實施例的精神和範圍內設計出各種替換,修改和變更。例如,可以以各種方式修改實施例中具體描述的各個部件。另外,與這些修改和應用相關的差異應被解釋為包括在由所附申請專利範圍限定的本發明的範圍內。Although the embodiments have been described above, the embodiments are presented by way of example only and are not intended to limit the invention. It will be apparent to those skilled in the art that various alternatives, modifications and variations can be made in the spirit and scope of the embodiments. For example, various components specifically described in the embodiments may be modified in various ways. In addition, the differences associated with these modifications and applications are to be construed as being included within the scope of the invention as defined by the appended claims.

100‧‧‧晶圓製造方法100‧‧‧ Wafer manufacturing method

210、210A、310、320、330、340、350‧‧‧基板210, 210A, 310, 320, 330, 340, 350‧‧‧ substrates

212‧‧‧異質元素212‧‧‧Heterogeneous elements

220‧‧‧磊晶層220‧‧‧ epitaxial layer

圖1是用於說明根據實施例的晶圓製造方法的流程圖。 圖2A和2B是示出由圖1中所示的晶圓製造方法製造的晶圓的示例性製程橫截面圖。 圖3是示出取決於初始氧濃度和氮濃度的錯位傳播的視圖。 圖4是說明磊晶晶圓的BMD密度取決於作為異質元素的氮的濃度((a)至(d))的圖。 圖5是說明取決於初始氧濃度和氮濃度的磊晶晶圓中NILDs的發生或不發生的圖。 圖6A和6B是說明磊晶晶圓中的磊晶層表面上出現圖案或不出現圖案的視圖。 圖7是用於解釋根據實施例的RTA過程的示例性圖表。 圖8是用於解釋根據實施例的退火處理的示例性圖表。 圖9是用於解釋根據實施例的預處理程序和步驟160的示例性圖表。 圖10是比較根據第一比較例至第四比較例製造的磊晶晶圓和實施例的BMD密度的圖。 圖11A至11E是比較根據第一比較例至第四比較例製造的磊晶晶圓和實施例的BMD密度的均勻性的曲線圖。 圖12A至12E示出了根據第一比較例至第四比較例和實施例製造的磊晶晶圓的拍攝圖。 圖13是表示根據第一比較例至第四比較例和實施例製造的磊晶晶圓的吸雜能力的曲線圖。FIG. 1 is a flow chart for explaining a wafer manufacturing method according to an embodiment. 2A and 2B are exemplary process cross-sectional views showing wafers fabricated by the wafer fabrication method shown in Fig. 1. FIG. 3 is a view showing misalignment propagation depending on initial oxygen concentration and nitrogen concentration. 4 is a graph illustrating that the BMD density of an epitaxial wafer depends on the concentration of nitrogen ((a) to (d)) as a heterogeneous element. Figure 5 is a graph illustrating the occurrence or non-occurrence of NILDs in epitaxial wafers depending on initial oxygen concentration and nitrogen concentration. 6A and 6B are views illustrating the appearance or absence of a pattern on the surface of an epitaxial layer in an epitaxial wafer. FIG. 7 is an exemplary diagram for explaining an RTA process according to an embodiment. FIG. 8 is an exemplary chart for explaining an annealing process according to an embodiment. FIG. 9 is an exemplary diagram for explaining a pre-processing procedure and step 160 in accordance with an embodiment. FIG. 10 is a graph comparing the BMD densities of the epitaxial wafers and the examples manufactured according to the first comparative example to the fourth comparative example. 11A to 11E are graphs comparing the uniformity of the BMD density of the epitaxial wafers and the examples manufactured according to the first comparative example to the fourth comparative example. 12A to 12E show photographs of epitaxial wafers manufactured according to the first comparative example to the fourth comparative example and the embodiment. Fig. 13 is a graph showing the gettering ability of the epitaxial wafers manufactured according to the first comparative example to the fourth comparative example and the examples.

Claims (20)

一種晶圓製造方法,包含: 製備一基板,其中該基板包含等於或小於1E17 atom/cm3 的一低濃度的一摻雜劑,該摻雜劑之一電阻率等於或大於0.2 Ω·cm,且該摻雜劑沒有孔洞缺陷; 在製備的該基板上進行一快速熱退火; 從經受該快速熱退火的該基板去除一氮化層; 對該基板進行退火;以及 在經受退火的該基板上形成一磊晶層。A wafer manufacturing method comprising: preparing a substrate, wherein the substrate comprises a low concentration of a dopant equal to or less than 1E17 atom/cm 3 , and one of the dopants has a resistivity equal to or greater than 0.2 Ω·cm, And the dopant has no void defects; performing a rapid thermal annealing on the prepared substrate; removing a nitride layer from the substrate subjected to the rapid thermal annealing; annealing the substrate; and on the substrate subjected to annealing An epitaxial layer is formed. 如請求項1所述之方法,其中製備的該基板具有一初始氧濃度為5E17 atom/cm3 至7E17 atom/cm3The method of claim 1, wherein the substrate is prepared to have an initial oxygen concentration of 5E17 atoms/cm 3 to 7E17 atoms/cm 3 . 如請求項1所述之方法,其中製備的該基板包含: 一構成元素;以及 一異質元素,與該構成元素的類型不同。The method of claim 1, wherein the substrate is prepared comprising: a constituent element; and a heterogeneous element different from the type of the constituent element. 如請求項3所述之方法,其中該構成元素包含矽、氧和硼, 其中該異質元素包含濃度為1E12 atom/cm3 至1E14 atom/cm3 的氮。The method of claim 3, wherein the constituent element comprises ruthenium, oxygen and boron, wherein the heterogeneous element comprises nitrogen at a concentration of from 1E12 atom/cm 3 to 1E14 atom/cm 3 . 如請求項1所述之方法,其中該快速熱退火在1100℃至1300℃的一溫度範圍內進行1秒至數十秒。The method of claim 1, wherein the rapid thermal annealing is performed in a temperature range of 1100 ° C to 1300 ° C for 1 second to several tens of seconds. 如請求項1所述之方法,其中該快速熱退火是使用氬和一氮基化合物的一混合氣體來進行。The method of claim 1, wherein the rapid thermal annealing is performed using a mixed gas of argon and a nitrogen-based compound. 如請求項1所述之方法,其中該快速熱退火是通過多個熱處理程序來進行,以及 其中該些熱處理程序在不同溫度下進行。The method of claim 1, wherein the rapid thermal annealing is performed by a plurality of heat treatment procedures, and wherein the heat treatment procedures are performed at different temperatures. 如請求項7所述之方法,其中該熱處理程序包含: 於一第一期間以一第一溫度在該基板上進行該快速熱退火的一第一快速熱退火處理;以及 在該第一快速熱退火處理之後,於一第二期間以不同於該第一溫度的一第二溫度在該基板上進行該快速熱退火的一第二快速熱退火處理。The method of claim 7, wherein the heat treatment process comprises: performing a first rapid thermal annealing treatment of the rapid thermal annealing on the substrate at a first temperature during a first period; and in the first rapid heat After the annealing treatment, a second rapid thermal annealing treatment of the rapid thermal annealing is performed on the substrate at a second temperature different from the first temperature during a second period. 如請求項8所述之方法,其中該第一溫度的範圍為1100℃至1150℃,該第一期間的範圍為1秒至數十秒,以及 其中該第二溫度的範圍為1150℃至1200℃,該第二期間的範圍為1秒至10秒。The method of claim 8, wherein the first temperature ranges from 1100 ° C to 1150 ° C, the first period ranges from 1 second to several tens of seconds, and wherein the second temperature ranges from 1150 ° C to 1200 °C, the second period ranges from 1 second to 10 seconds. 如請求項9所述之方法,其中從該第一溫度到該第二溫度的一溫度上升率為20℃/s至100℃/s。The method of claim 9, wherein a temperature rise rate from the first temperature to the second temperature is from 20 ° C/s to 100 ° C/s. 如請求項1所述之方法,其中,在從經受該快速熱退火的該基板去除該氮化層的步驟中,經受該快速熱退火的該基板上進行一化學處理或一機械加工至少其中之一者。The method of claim 1, wherein in the step of removing the nitride layer from the substrate subjected to the rapid thermal annealing, at least one of a chemical treatment or a mechanical processing is performed on the substrate subjected to the rapid thermal annealing. One. 如請求項11所述之方法,其中該化學處理使用含有氫氟酸的一清潔液。The method of claim 11, wherein the chemical treatment uses a cleaning solution containing hydrofluoric acid. 如請求項11所述之方法,其中該機械加工包含對經受該快速熱退火的該基板進行拋光。The method of claim 11, wherein the machining comprises polishing the substrate subjected to the rapid thermal annealing. 如請求項1所述之方法,其中該退火的步驟是在600℃至950℃的一溫度範圍內進行10分鐘至數小時。The method of claim 1, wherein the annealing step is performed in a temperature range of 600 ° C to 950 ° C for 10 minutes to several hours. 一種晶圓,包含: 一基板;以及 一磊晶層,設置在該基板上, 其中該基板包含等於或小於1E17 atom/cm3 之一低濃度的一摻雜劑,該摻雜劑之一電阻率等於或大於0.2 Ω·cm,該摻雜劑沒有孔洞缺陷,且該摻雜劑具有一氧氣沉澱密度,該氧氣沉澱密度在一徑向上的變化在均勻度之20%的範圍內。A wafer comprising: a substrate; and an epitaxial layer disposed on the substrate, wherein the substrate comprises a dopant having a low concentration equal to or less than 1E17 atom/cm 3 , and one of the dopants has a resistance The rate is equal to or greater than 0.2 Ω·cm, the dopant has no void defects, and the dopant has an oxygen precipitation density which varies in a radial direction within a range of 20% of uniformity. 一種晶圓,包含: 一基板;以及 一磊晶層,設置在該基板上, 其中該基板包含等於或小於1E17 atom/cm3 之一低濃度的一摻雜劑,該摻雜劑之一電阻率等於或大於0.2 Ω·cm,該摻雜劑沒有孔洞缺陷且具有等於或小於40㎛的錯位傳播。A wafer comprising: a substrate; and an epitaxial layer disposed on the substrate, wherein the substrate comprises a dopant having a low concentration equal to or less than 1E17 atom/cm 3 , and one of the dopants has a resistance The rate is equal to or greater than 0.2 Ω·cm, and the dopant has no void defects and has misalignment propagation of 40 μm or less. 如請求項15或16其中任一項所述之晶圓,其中該晶圓包含: 一構成元素;以及 一異質元素,與該構成元素的類型不同。The wafer of any one of claims 15 or 16, wherein the wafer comprises: a constituent element; and a heterogeneous element different from the type of the constituent element. 如請求項17所述之晶圓,其中該摻雜劑是一p型導電摻雜劑, 其中該晶圓具有一初始氧濃度為5E17 atom/cm3 至7E17 atom/cm3 ,以及 其中該構成元素包含矽、氧和硼,其中該異質元素包含濃度為1E12 atom/cm3 至1E14 atom/cm3 的氮。The wafer of claim 17, wherein the dopant is a p-type conductive dopant, wherein the wafer has an initial oxygen concentration of 5E17 atoms/cm 3 to 7E17 atoms/cm 3 , and wherein the composition The element comprises cerium, oxygen and boron, wherein the heterogeneous element comprises nitrogen at a concentration of from 1E12 atom/cm 3 to 1E14 atom/cm 3 . 如請求項15所述之晶圓,其中該氧沉澱密度範圍為7E9 atom/cm3 至1.5E10 atom/cm3The wafer of claim 15 wherein the oxygen precipitation density ranges from 7E9 atoms/cm 3 to 1.5E10 atoms/cm 3 . 如請求項15或16其中任一項所述之晶圓,其中該晶圓具有80%至90%之間的一吸雜能力。The wafer of any one of claims 15 or 16, wherein the wafer has a gettering capability of between 80% and 90%.
TW107125735A 2017-07-25 2018-07-25 Wafer manufacturing method and wafer TW201909246A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020170094057A KR20190011475A (en) 2017-07-25 2017-07-25 Method for manufacturing a wafer and the wafer
??10-2017-0094057 2017-07-25

Publications (1)

Publication Number Publication Date
TW201909246A true TW201909246A (en) 2019-03-01

Family

ID=65040815

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107125735A TW201909246A (en) 2017-07-25 2018-07-25 Wafer manufacturing method and wafer

Country Status (3)

Country Link
KR (1) KR20190011475A (en)
TW (1) TW201909246A (en)
WO (1) WO2019022381A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI894244B (en) * 2020-04-17 2025-08-21 日商信越半導體股份有限公司 Silicon single crystal substrate for vapor deposition, vapor deposition substrate and method for manufacturing such substrate

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114156179A (en) * 2021-10-29 2022-03-08 中国科学院上海微系统与信息技术研究所 Method for improving surface roughness of silicon wafer on insulating layer

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69942263D1 (en) * 1998-05-22 2010-06-02 Shinetsu Handotai Kk Single crystal epitaxial silicon wafer and process for its preparation
JP2003188176A (en) * 2001-12-18 2003-07-04 Komatsu Electronic Metals Co Ltd Silicon wafer and method for manufacturing silicon wafer
JP4682508B2 (en) * 2003-11-14 2011-05-11 信越半導体株式会社 Manufacturing method of silicon epitaxial wafer
KR101184380B1 (en) * 2008-08-28 2012-09-20 매그나칩 반도체 유한회사 Method of manufacturing an epitaxial wafer and the epitaxial wafer applying the same and semiconductor device
JP5062217B2 (en) * 2009-04-30 2012-10-31 株式会社Sumco Manufacturing method of semiconductor wafer
KR101089994B1 (en) * 2009-05-26 2011-12-05 주식회사 엘지실트론 Silicon wafer having proximity gettering capability in low temperature process and manufacturing method thereof
KR101381299B1 (en) * 2010-02-08 2014-04-04 가부시키가이샤 사무코 Silicon wafer, method for manufacturing same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI894244B (en) * 2020-04-17 2025-08-21 日商信越半導體股份有限公司 Silicon single crystal substrate for vapor deposition, vapor deposition substrate and method for manufacturing such substrate

Also Published As

Publication number Publication date
KR20190011475A (en) 2019-02-07
WO2019022381A1 (en) 2019-01-31

Similar Documents

Publication Publication Date Title
KR100573473B1 (en) Silicon Wafer and Manufacturing Method Thereof
JP6945805B2 (en) Manufacturing method of epitaxial wafer
TWI548785B (en) Silicon wafer and its manufacturing method
CN103328696B (en) The manufacture method of silicon single crystal wafer and annealed wafer
JP2009515370A (en) Silicon wafer substrate with intrinsic gettering doped with arsenic and phosphorus
JP2003502836A (en) Manufacturing method of epitaxial silicon wafer having intrinsic gettering
CN115135816A (en) Method for manufacturing semiconductor silicon wafer
JP4853237B2 (en) Epitaxial wafer manufacturing method
JPH09199416A (en) Semiconductor substrate and manufacturing method thereof
JP2010034330A (en) Epitaxial wafer and method of manufacturing the same
TW201909246A (en) Wafer manufacturing method and wafer
JP5609025B2 (en) Epitaxial silicon wafer manufacturing method
JPH11204534A (en) Method for manufacturing silicon epitaxial wafer
US20120049330A1 (en) Silicon wafer and method for producing the same
JP4465141B2 (en) Silicon epitaxial wafer and manufacturing method thereof
JP6447960B2 (en) Manufacturing method of silicon epitaxial wafer
JP4270713B2 (en) Manufacturing method of silicon epitaxial wafer
KR20250017270A (en) Silicon wafer and epitaxial silicon wafer
WO2021166895A1 (en) Semiconductor silicon wafer manufacturing method
JPH10223641A (en) Semiconductor silicon epitaxial wafer and method for manufacturing semiconductor device
JP2003188107A (en) Manufacturing method for semiconductor epitaxial wafer and the semiconductor epitaxial wafer
CN115135818A (en) Method for manufacturing semiconductor silicon wafer
JP2007242920A (en) Nitrogen-doped and annealed wafer and method of manufacturing the same
JP5434239B2 (en) Silicon wafer manufacturing method
TW480563B (en) Method to form active layer without lattice defect on wafer surface