TW201836102A - Device and method of manufacturing semiconductor device - Google Patents
Device and method of manufacturing semiconductor device Download PDFInfo
- Publication number
- TW201836102A TW201836102A TW106143316A TW106143316A TW201836102A TW 201836102 A TW201836102 A TW 201836102A TW 106143316 A TW106143316 A TW 106143316A TW 106143316 A TW106143316 A TW 106143316A TW 201836102 A TW201836102 A TW 201836102A
- Authority
- TW
- Taiwan
- Prior art keywords
- crimping
- substrate
- temporary
- semiconductor wafer
- formal
- Prior art date
Links
Classifications
-
- H10W72/01365—
-
- H10W72/07141—
-
- H10W72/07173—
-
- H10W72/07178—
-
- H10W72/072—
-
- H10W72/07236—
-
- H10W72/073—
-
- H10W72/07311—
-
- H10W72/07331—
-
- H10W72/07332—
-
- H10W72/07337—
-
- H10W72/07338—
-
- H10W72/241—
-
- H10W74/15—
-
- H10W99/00—
Landscapes
- Wire Bonding (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Manufacturing & Machinery (AREA)
Abstract
本發明提供一種半導體裝置之製造裝置及製造方法,其於以半導體晶片之暫時正式分割製程製造半導體裝置時,於正式壓接步驟中防止位置偏移,不對熱壓接對象以外之半導體晶片帶來熱的不良影響。具體而言,提供一種半導體裝置之製造裝置及製造方法,其具備搬送機構,上述搬送機構具有部分地保持基板之保持部,具備將上述基板自暫時壓接部移動至正式壓接部之功能、及將上述基板自上述正式壓接部移動至上述暫時壓接部之功能。The invention provides a semiconductor device manufacturing device and a manufacturing method, which prevent a positional shift in a formal crimping step when manufacturing a semiconductor device by a temporary formal division process of a semiconductor wafer, and do not bring a semiconductor wafer other than a thermal crimping target. Adverse effects of heat. Specifically, a semiconductor device manufacturing apparatus and manufacturing method are provided, which include a transfer mechanism having a holding portion that partially holds a substrate, a function of moving the substrate from a temporary crimping portion to a formal crimping portion, And a function of moving the substrate from the formal crimping portion to the temporary crimping portion.
Description
本發明係關於半導體裝置之製造裝置及製造方法。更詳細而言,係關於經由熱硬化性接著劑將半導體晶片熱壓接於其板或其他半導體晶片而電性連接且機械固定之半導體裝置之製造裝置及製造方法。The present invention relates to a manufacturing apparatus and a manufacturing method of a semiconductor device. More specifically, the present invention relates to a manufacturing apparatus and a manufacturing method for a semiconductor device that is thermally compression-bonded to a plate or another semiconductor wafer by a thermosetting adhesive, and is electrically connected and mechanically fixed.
作為將多個半導體晶片安裝於基板之製程,已知有一種暫時正式分割製程,其分為如下步驟:暫時壓接步驟,其係如圖11(a),使於具有凸塊B之接合面側賦予未硬化之熱硬化性接著劑R之半導體晶片C,以半導體晶片C與基板W上之焊墊電極E對位(圖11(b))並暫時壓接(圖11(c));及正式壓接步驟,其進行加熱壓接使凸塊B熔融而與焊墊電極E接合,且使熱硬化性接著劑R硬化而機械固定(圖11(d))。 一般,與暫時壓接步驟所需要之時間相比,正式壓接步驟需要之時間更長,但暫時正式分割製程中,可將在暫時壓接狀態之複數個半導體晶片Ca(圖11(c))同時熱壓接。因此,與將半導體晶片逐個配置於固定部位直至熱壓接為止所進行之一連串製程相比,可大幅縮短作業時間。 該暫時正式分割製程以往係藉由圖12及圖13例示之暫時壓接裝置200與正式壓接裝置300進行。 暫時壓接裝置200係使暫時壓接頭204將半導體晶片C逐個暫時壓接於可在XYθ方向調整位置之接合載置台201所保持之基板W上,暫時壓接結束後,如圖14(a) 所示,於特定部位配置暫時壓接狀態之半導體晶片Ca。又,正式壓接裝置300係藉由正式壓接頭304以複數單位,將經暫時固定之半導體晶片Ca熱壓接於可在XYθ方向調整位置之接合載置台301保持之基板W上。圖14(b)之例中,正式壓接頭進行熱壓接之加壓面Ab相當於暫時壓接狀態之4個半導體晶片Ca(縱橫各2個),4個被同時熱壓接而成為完成熱壓接之半導體晶片Cb。 [先前技術文獻] [專利文獻] [專利文獻1]日本專利特開2014-236021號公報As a process for mounting a plurality of semiconductor wafers on a substrate, a temporary formal division process is known, which is divided into the following steps: a temporary crimping step, as shown in FIG. 11 (a), on a bonding surface having a bump B On the side of the semiconductor wafer C provided with an unhardened thermosetting adhesive R, the semiconductor wafer C is aligned with the pad electrode E on the substrate W (Fig. 11 (b)) and temporarily crimped (Fig. 11 (c)); And a formal crimping step, in which the bump B is melted to be bonded to the pad electrode E, and the thermosetting adhesive R is hardened and mechanically fixed by heating and crimping (FIG. 11 (d)). Generally, compared with the time required for the temporary crimping step, the time required for the formal crimping step is longer, but in the temporary formal division process, a plurality of semiconductor wafers Ca in the temporary crimping state can be used (Fig. 11 (c) ) At the same time thermocompression bonding. Therefore, compared with a series of processes in which semiconductor wafers are arranged one by one at a fixed portion until thermocompression bonding, the working time can be shortened significantly. This temporary formal division process has conventionally been performed using the temporary crimping apparatus 200 and the formal crimping apparatus 300 illustrated in FIGS. 12 and 13. The temporary crimping device 200 temporarily bonds the semiconductor wafer C to the substrate W held by the bonding stage 201 that can be adjusted in the XYθ direction one by one by the temporary crimping unit 204. After the temporary crimping is completed, as shown in FIG. 14 (a) As shown in the figure, a semiconductor wafer Ca in a temporarily crimped state is arranged at a specific location. In addition, the formal crimping apparatus 300 thermally crimps the temporarily fixed semiconductor wafer Ca to the substrate W held by the bonding stage 301 whose position can be adjusted in the XYθ direction by a plurality of units through the formal crimping joint 304. In the example of FIG. 14 (b), the pressing surface Ab of the thermal compression bonding of the formal crimping contact is equivalent to four semiconductor wafers Ca (two each in the vertical and horizontal directions) in the temporarily crimped state, and four are thermally crimped simultaneously to complete Thermal compression bonding of the semiconductor wafer Cb. [Prior Art Document] [Patent Document] [Patent Document 1] Japanese Patent Laid-Open No. 2014-236021
[發明所欲解決之問題] 以往之暫時正式分割製程中,如圖14(a)所示,於基板W配置所有應暫時壓接之半導體晶片後,如圖14(b)所示進行正式壓接,但會導致與進行正式壓接之半導體晶片隣接之暫時壓接狀態之半導體晶片Ca亦被加熱。尤其,即使基板W為如矽晶圓般以熱導率較高之材質構成時亦無法忽略經由基板W之傳熱。 如此,加熱與本來應熱壓接之半導體晶片隣接之暫時壓接狀態之半導體晶片Ca之情形時,賦予至該半導體晶片Ca之熱硬化性接著劑R之硬化進展,有導致如圖11(C)之凸塊B與焊墊電極E以未接合狀態被固定之虞。 因此,探討於正式壓接步驟中,防止本來應熱壓接之半導體晶片以外之暫時壓接狀態之半導體晶片Ca升溫之各種方法。其中,記載於專利文獻1之方法係使用可往返於暫時壓接部與正式壓接部之載置台,以正式壓接時隣接於加壓面之部位不存在暫時壓接狀態之半導體晶片Ca之方式,重複進行暫時壓接與正式壓接者。該方法由於不存在隣接於加壓面之暫時壓接狀態之半導體晶片Ca,故係防止熱硬化性接著劑R不必要的硬化之有效方法。 進行該方法之裝置構成之一例示於圖15,由暫時壓接部402與正式壓接部403與載置台404構成,載置台404設為於保持基板W之狀態下可於暫時壓接部402與正式壓接部403之間移動(圖16(a)及圖16(b))。 但,於暫時壓接步驟係加熱至使熱硬化性接著劑R軟化程度而逐個加壓,相對於此,正式壓接步驟中由於與熱硬化性樹脂之加熱硬化對抗,有必要複數個同時加壓,故施加於基板W及保持基板之載置台之荷重在暫時壓接步驟與正式壓接步驟中大為不同,正式壓接步驟中使用之載置台需要有承受高荷重之剛性。 但,如圖16(a)及圖16(b)所示,載置台404可移動之情形時,難以具備充分之剛性,於正式壓接步驟中於載置台表面產生變形,引起熱壓接後之半導體晶片Cb位置偏移。尤其,隨著基板W之大型化,將無法忽略位置偏移量。 本發明係鑑於上述問題而完成者,其目的係提供一種半導體裝置之製造裝置及製造方法,其於以包含經由熱硬化性接著劑將半導體晶片暫時壓接於基板之暫時壓接步驟,及將經暫時壓接於基板上之半導體晶片加熱壓接之正式壓接步驟之暫時正式分割製程,製造半導體裝置時,可防止正式壓接步驟中位置偏移,不會對熱壓接對象以外之半導體晶片帶來熱的不良影響。 [解決問題之技術手段] 為了解決上述問題,技術方案1之發明係一種半導體裝置之製造裝置, 其係將形成於半導體晶片之凸塊與形成於基板上之焊墊電極電性連接,且將上述半導體晶片固定於上述基板上者,且具備 暫時壓接部,其具有保持上述半導體晶片之暫時壓接用頭,及保持上述基板之暫時壓接用載置台,且將上述半導體晶片暫時壓接於上述基板上之特定位置; 正式壓接部,其具有:正式壓接用頭,其熱壓接經暫時壓接於上述基板上之半導體晶片;及背面支撐載置台,其以自上述基板之背面支持上述正式壓接用頭熱壓接之範圍之方式,與上述正式壓接頭對向之方式固定配置,該正式壓接部使形成於上述半導體晶片之凸塊熔融而與形成於基板上之焊墊電極電性連接,且將上述半導體晶片固定於上述基板上;及 搬送機構,其具有部分地保持上述基板之保持部,具備將上述基板自上述暫時壓接部移動至上述正式壓接部之功能,及將上述基板自上述正式壓接部移動至上述暫時壓接部之功能。 技術方案2之發明係技術方案1之半導體裝置之製造裝置,其中 於其為對上述半導體晶片之連接賦予熱硬化性接著劑者時, 上述暫時壓接用頭具有將上述熱硬化性接著劑加熱於低於開始硬化溫度之溫度的功能,上述正式壓接用頭具有加熱至使上述熱硬化性樹脂硬化之溫度的功能。 技術方案3之發明係技術方案1或技術方案2之半導體裝置之製造裝置,其中上述正式壓接用頭同時熱壓接複數個經暫時壓接於上述基板上之半導體晶片。 技術方案4之發明係技術方案1至技術方案3中任一項之半導體裝置之製造裝置,其中 上述背面支撐載置台支持上述基板之面小於上述基板,且具有與上述正式壓接用頭對應之形狀。 技術方案5之發明係技術方案1至技術方案4中任一項之半導體裝置之製造裝置,其中 將上述基板自上述暫時壓接部移動至上述正式壓接部之上述搬送機構之上述保持部於上述正式壓接部中亦保持上述基板。 技術方案6之發明係技術方案1至技術方案5中任一項之半導體裝置之製造裝置,其中 具有複數個上述搬送機構。 技術方案7之發明係技術方案1至技術方案6中任一項之半導體裝置之製造裝置,其中 上述暫時壓接用載置台之保持上述基板之面小於上述基板。 技術方案8之發明係一種半導體裝置之製造方法,其具備: 暫時壓接步驟,其將半導體晶片暫時壓接於基板上之特定位置;及正式壓接步驟,其同時熱壓接複數個經暫時壓接於上述基板之上述半導體晶片, 於上述暫時壓接步驟中,以進行上述熱壓接之加壓面單位,設定進行暫時壓接之部位與不進行暫時壓接之部位,於上述正式壓接步驟中,使用支持欲進行上述熱壓接之加壓面之形狀的背面支撐載置台。 技術方案9之發明係技術方案8之半導體裝置之製造方法,其中 於係對上述半導體晶片之連接賦予熱硬化性接著劑者時, 於上述暫時壓接步驟中,將上述熱硬化性接著劑加熱於低於開始硬化溫度之溫度,於上述正式壓接步驟中,加熱至使上述熱硬化性樹脂硬化之溫度。 技術方案10之發明係技術方案8或技術方案9之半導體裝置之製造方法,其中 於上述正式壓接步驟中,將經暫時壓接於上述基板之上述半導體晶片熱壓接後,於上述基板上留有應暫時壓接上述半導體晶片之部位之情形時,將上述正式壓接步驟後之上述基板返回至上述暫時壓接步驟。 [發明之效果] 根據本發明,以包含經由熱硬化性接著劑將半導體晶片暫時壓接於基板之暫時壓接步驟,及將經暫時壓接於基板上之半導體晶片加熱壓接之正式壓接步驟之暫時正式分割製程,製造半導體裝置時,可防止於正式壓接步驟中位置偏移,不會對熱壓接對象以外之半導體晶片帶來熱的不良影響。[Problems to be Solved by the Invention] In the conventional temporary formal division process, as shown in FIG. 14 (a), after all semiconductor wafers to be temporarily pressure-bonded are arranged on the substrate W, the official pressing is performed as shown in FIG. 14 (b). However, the semiconductor wafer Ca in a temporarily crimped state which is adjacent to the semiconductor wafer subjected to full crimping is also heated. In particular, even when the substrate W is made of a material having a high thermal conductivity like a silicon wafer, the heat transfer through the substrate W cannot be ignored. In this way, when the semiconductor wafer Ca in a temporarily pressure-bonded state adjacent to the semiconductor wafer which should be thermally pressure-bonded is heated, the hardening of the thermosetting adhesive R imparted to the semiconductor wafer Ca progresses, which results in FIG. 11 (C ), The bump B and the pad electrode E may be fixed in an unbonded state. Therefore, various methods for preventing the temperature rise of the semiconductor wafer Ca in a temporary pressure-bonding state other than the semiconductor wafer that should be thermally-bonded in the formal pressure-bonding step are discussed. Among them, the method described in Patent Document 1 uses a mounting table that is capable of reciprocating between the temporary crimping section and the main crimping section, so that there is no temporary crimping state of the semiconductor wafer Ca in the portion adjacent to the pressing surface during the main crimping. Method, repeating temporary crimping and formal crimping. This method is an effective method for preventing unnecessary curing of the thermosetting adhesive R because there is no semiconductor wafer Ca in a temporarily crimped state adjacent to the pressing surface. An example of a device configuration for performing this method is shown in FIG. 15, and is composed of a temporary crimping section 402, a main crimping section 403, and a mounting table 404. The mounting table 404 is configured to be able to be placed on the temporary crimping section 402 while holding the substrate W. It moves to the main crimping part 403 (FIG. 16 (a) and FIG. 16 (b)). However, in the temporary crimping step, heating is performed until the thermosetting adhesive R is softened, and the pressure is applied one by one. In contrast, in the main crimping step, due to the heat curing resistance of the thermosetting resin, it is necessary to add a plurality of simultaneously. Therefore, the load applied to the substrate W and the mounting table holding the substrate is very different in the temporary crimping step and the formal crimping step. The mounting table used in the formal crimping step needs to have rigidity to withstand high loads. However, as shown in FIG. 16 (a) and FIG. 16 (b), when the mounting table 404 is movable, it is difficult to have sufficient rigidity. In the formal crimping step, deformation occurs on the surface of the mounting table, resulting in thermal compression bonding. The position of the semiconductor wafer Cb is shifted. In particular, as the substrate W becomes larger, the position shift amount cannot be ignored. The present invention has been made in view of the above problems, and an object thereof is to provide a semiconductor device manufacturing apparatus and manufacturing method, which includes a temporary crimping step including temporarily crimping a semiconductor wafer to a substrate via a thermosetting adhesive, and The temporary formal division process of the formal crimping step of the thermal crimping of the semiconductor wafer temporarily crimped on the substrate, when manufacturing a semiconductor device, can prevent the position shift in the formal crimping step, and will not affect semiconductors other than the target of thermal crimping. The wafer brings the adverse effects of heat. [Technical means to solve the problem] In order to solve the above problem, the invention of claim 1 is a semiconductor device manufacturing device, which electrically connects a bump formed on a semiconductor wafer and a pad electrode formed on a substrate, and The semiconductor wafer is fixed to the substrate, and includes a temporary crimping section, which includes a temporary crimping head for holding the semiconductor wafer, and a temporary crimping mounting table for holding the substrate, and temporarily crimps the semiconductor wafer. At a specific position on the substrate; a formal crimping section having: a head for formal crimping, which is thermally crimped to a semiconductor wafer temporarily crimped to the substrate; and a back support mounting table, which is formed from the substrate The back side supports the range of the thermal crimping of the above-mentioned formal crimping head, and is fixedly arranged to face the above-mentioned formal crimping head. The formal crimping part melts the bumps formed on the semiconductor wafer to form the substrates on the substrate. The pad electrodes are electrically connected, and the semiconductor wafer is fixed on the substrate; and a transfer mechanism having a portion for holding the Holding portions of the plate, from the substrate provided with the above-described temporarily-bonded portion is moved to the above-described functions of the main crimping unit and the substrate from above the main crimping portion to move the function of the temporary pressure-bonding portion. The invention according to claim 2 is the device for manufacturing a semiconductor device according to claim 1, wherein when the thermosetting adhesive is applied to the connection of the semiconductor wafer, the head for temporary compression bonding has a function of heating the thermosetting adhesive. At a temperature lower than the temperature at which the hardening starts, the head for formal crimping has a function of heating to a temperature at which the thermosetting resin is hardened. The invention of claim 3 is a semiconductor device manufacturing device according to claim 1 or claim 2, wherein the head for formal crimping is simultaneously thermally crimped to a plurality of semiconductor wafers temporarily crimped to the substrate. The invention of claim 4 is the semiconductor device manufacturing apparatus according to any one of claims 1 to 3, wherein a surface of the back support mounting table supporting the substrate is smaller than the substrate, and has a surface corresponding to the formal crimping head. shape. The invention of claim 5 is the semiconductor device manufacturing apparatus according to any one of claims 1 to 4, wherein the holding portion of the transfer mechanism of the transfer mechanism moves the substrate from the temporary crimping portion to the formal crimping portion at The substrate is also held in the formal crimping portion. The invention of claim 6 is a semiconductor device manufacturing apparatus according to any one of claims 1 to 5, wherein the semiconductor device has a plurality of the conveyance mechanisms. The invention according to claim 7 is the semiconductor device manufacturing apparatus according to any one of claims 1 to 6, wherein a surface of the mounting table for temporary compression bonding that holds the substrate is smaller than the substrate. The invention of claim 8 is a method for manufacturing a semiconductor device, which includes: a temporary crimping step for temporarily crimping a semiconductor wafer to a specific position on a substrate; and a formal crimping step for simultaneously thermally crimping a plurality of temporarily In the semiconductor wafer which is crimped to the substrate, in the temporary crimping step, the portion to be temporarily crimped and the portion not to be temporarily crimped are set in units of a pressing surface for performing the thermal crimping, and the above-mentioned formal crimping is performed. In the bonding step, a back support stage that supports the shape of the pressure surface to be subjected to the above-mentioned thermocompression bonding is used. The invention according to claim 9 is the method for manufacturing a semiconductor device according to claim 8, wherein when a thermosetting adhesive is provided to the connection of the semiconductor wafer, the thermosetting adhesive is heated in the temporary compression bonding step. At a temperature lower than the starting hardening temperature, in the above-mentioned main compression bonding step, heating is performed to a temperature at which the thermosetting resin is hardened. The invention of claim 10 is the method of manufacturing a semiconductor device according to claim 8 or claim 9, wherein, in the above-mentioned formal crimping step, the semiconductor wafer temporarily crimped to the substrate is thermally crimped, and then the substrate is placed on the substrate. When there is a case where the semiconductor wafer should be temporarily crimped, the substrate after the formal crimping step is returned to the temporary crimping step. [Effects of the Invention] According to the present invention, there is a temporary compression bonding step including temporarily crimping a semiconductor wafer to a substrate via a thermosetting adhesive, and a formal crimping step of thermally crimping a semiconductor wafer temporarily crimped to the substrate. The process is temporarily and formally divided. When manufacturing a semiconductor device, the position can be prevented from shifting during the formal crimping step, and it will not cause adverse thermal effects on semiconductor wafers other than the thermal crimping target.
以下,就本發明之實施形態之一例,使用圖式進行說明。 圖1係顯示本發明之半導體裝置之製造裝置之圖。半導體裝置之製造裝置1如圖11(a)~圖11(c)所示,以下述機構作為基本構成:暫時壓接部2,其對基板W暫時壓接半導體晶片C;正式壓接部3,其以成圖11(d)之狀態之方式加熱壓接經暫時壓接之半導體晶片Ca;及搬送機構4,其使基板W在暫時壓接部2與正式壓接部3之間可雙向移動。 另,圖1中,由於一部分構成要素遮蔽了其他構成要素,故以下,視需要使用省略了圖2(圖3、圖4亦同樣)所示之一部分構成要素之圖進行說明。 半導體裝置之製造裝置1中,基座5為暫時壓接部2與正式壓接部3共用之主要構造體,但為方便起見將構成暫時壓接部2之基座5作為暫時壓接用基座52,將構成正式壓接部3之基座5作為正式壓接用基座53(圖2)。 圖1中,將自暫時壓接部2至正式壓接部3之方向設為X方向,將與基板W之表面平行且與X方向正交之方向設為Y方向,將對於基板W之表面垂直之方向設為Z方向,將以Z方向為軸之旋轉方向設為θ方向。 暫時壓接部2具備暫時壓接用基座52、暫時壓接用載置台21、暫時壓接用支持框架22、暫時壓接用單元23、及暫時壓接用頭24,暫時壓接用基座52係支持暫時壓接用載置台21與暫時壓接用支持框架22。 暫時壓接用載置台21係一面保持基板W一面使之於XY面內移動者。圖2之例中,成為於暫時壓接用基座52上設有可於Y方向移動之Y方向可動部21a,於Y方向可動部21a上設有X方向可動部21b,於X方向可動部21b上設有θ方向可動部21c之構成。又,θ方向可動部21c具有藉由吸附等而保持基板W之功能。此處,於本實施形態中,θ方向調整係設置於保持基板W之暫時壓接用載置台21,可具有使暫時壓接用頭24於θ方向旋轉之功能。 暫時壓接用支持框架22係支持暫時壓接用單元23者,暫時壓接用單元23係使暫時壓接用頭24於Z方向移動者。暫時壓接用頭24係逐個吸附保持半導體晶片C,將暫時壓接用單元23之驅動力傳達至半導體晶片C者。另,於暫時壓接用頭24中內置加熱器,可在使賦予至半導體晶片C之熱硬化性接著劑R軟化之溫度範圍加熱。 又,雖未圖示但暫時壓接部2較好具備圖像識別裝置,使半導體晶片C與基板W之固定部位對位時只要藉由圖像識別而求出半導體晶片C與基板W之相對位置,與其對應使暫時壓接用載置台21移動即可。 正式壓接部3具備正式壓接用基座53、背面支撐載置台31、正式壓接用支持框架32、正式壓接用單元33、及正式壓接用頭34,正式壓接用基座53係支持背面支撐載置台31與正式壓接用支持框架32。 背面支撐載置台31係自基板W之下表面(暫時壓接半導體晶片Ca之面之相反側)支持正式壓接用頭34加熱壓接之範圍者,以與正式壓接用頭34之加壓面Ab對向,僅支持加壓面Ab內之半導體晶片Ca之方式固定於正式壓接用基座53。較佳為具備於背面支撐載置台31之表面吸附保持基板W之功能。又,亦可內置用以加熱基板W之加熱器。另,因背面支撐載置台31固定配置於正式壓接用基座53,故較佳以具有剛性之材質形成。 正式壓接用支持框架32係支持正式壓接用單元33者,正式壓接用單元33係使正式壓接用頭34於Z方向移動者。正式壓接用頭34內置有加熱器,正式壓接頭34之加壓面Ab與暫時固定於基板W上之半導體晶片Ca接觸後,一面加熱半導體晶片Ca,一面傳達正式壓接用單元33之驅動力而加壓者。正式壓接用頭34之加壓面Ab具有同時加壓複數個經暫時固定之半導體晶片Ca之形狀。本實施形態中,加壓面Ab與圖14(b)同樣地,經暫時壓接之半導體晶片Ca設為4個(縱橫各2個),但並非限定於此,較其多或少皆可,亦可同樣為4個但係縱橫任一者為4個。又,正式壓接用頭34所內置之加熱器具有升溫至使半導體晶片C之凸塊B熔融且使熱硬化性接著劑R硬化之溫度之能力。 搬送機構4係以下述機構作為構成要素:滑動載置台41,其設為可於Y方向於跨及暫時壓接用基座52與正式壓接用基座53兩者之導軌40上滑動,亦可於X方向移動;上下驅動部42,其設置於滑動載置台41上,可調整高度;及保持部43,其部分地保持基板W。 搬送機構4具有如下功能:暫時壓接用載置台21與背面支撐載置台31皆未保持基板W之狀態下,保持部43部分地保持基板W之狀態下,使基板W在暫時壓接部2與正式壓接部3之間移動。 因此,若暫時壓接載置台21為解除基板W之保持之狀態,則配置於暫時壓接載置台21附近之搬送機構4在保持部43保持基板W之狀態下使上下驅動部42上升,可沿滑動導軌40使基板W移動至正式壓接部3(自圖3(a)至圖3(b))。又,基板W位於正式壓接部3之情形時,背面支撐載置台31解除基板W之保持後,使上下驅動部42上升,亦可使基板W沿滑動導軌40移動至暫時壓接部2(自圖3(b)至圖3(a))。此處,保持部43較佳為於自暫時壓接用載置台21移載基板W時(及將基板W移載至暫時壓接用載置台21時),暫時壓接用載置台21之基板保持面(θ方向可動部1c)小於基板W(至少X方向長度較短)。 另,本實施形態中以角板形狀表示基板W,但並非限定於此,亦可如半導體晶圓為碟形狀者。 但,暫時壓接(及正式壓接)半導體晶片C之部位並非限定於基板W之中心部,亦可及至周邊部。因此,需要使暫時壓接用載置台21於廣範圍可動,但較佳為對於該暫時壓接用載置台21之移動,同步使搬送機構4之滑動載置台41移動。藉由對於該暫時壓接用載置台21之移動,同步使搬送機構4之滑動載置台41移動,而防止暫時壓接用載置台21與搬送機構4之干擾,且亦可將保持部43維持於可平衡良好地保持基板W之部位。圖4(a)係顯示與圖3(a)相比,暫時壓接部2之基板W之位置移動至右側之情形時,滑動載置台41亦同步移動之狀態者。圖4(b)係顯示使基板W自該狀態移動至正式壓接部3之狀態者。 如自圖3(a)至圖3(b)及自圖4(a)至圖4(b)所示,亦可藉由使暫時壓接後之基板W沿Y方向直線移動至正式壓接部3,而將即將進行暫時壓接之半導體晶片Ca配置於背面支撐載置台31上(正式壓接用頭34之正下方)。 以下,針對半導體裝置之製造裝置1之動作例,使用顯示半導體晶片C向基板W上之配置狀況之圖5~圖7進行說明。 圖5(a)係顯示基板W者。圖5(a)之基板W雖顯示為網格者,但該網格係為便於顯示可配置半導體晶片C之部位者,圖5(b)以後至圖7(f)亦相同。圖5(a)之基板W首先配置於暫時壓接部2之暫時壓接用載置台21,藉由暫時壓接用頭24逐個暫時壓接半導體晶片C。 圖5(b)係對基板W進行第1次暫時壓接步驟後之狀態,配置有部分被暫時壓接之半導體晶片Ca。如上述,正式壓接用頭34之加壓面Ab係縱橫各2個同時加壓暫時壓接狀態之半導體晶片Ca者,故以縱橫各2個之加壓面Ab單位,分成暫時壓接半導體晶片C之部位與不暫時壓接半導體晶片C之部位。又,圖5(b)中,使暫時壓接有半導體晶片C之部位間之間隔設為加壓面Ab之1個量,但於基板W之傳熱性較高,熱硬化性接著劑R之開始硬化溫度較低之情形時,亦可進而擴大間隔,設為正式壓接頭34之加壓面Ab之整數倍(本實施形態中為縱橫4個量、6個量、…)。 如圖5(b)所示,對基板W進行第1次暫時壓接後,暫時壓接用載置台21解除基板W之保持,且如圖3(a)之狀態所示,成為搬送機構4之保持部43保持基板W,上下驅動部42使基板W自暫時壓接載置台21之基板保持面浮起之狀態。其後,為進行正式壓接(正式壓接步驟),滑動載置台41於滑動導軌40上移動至正式壓接部3側。 其後,進行滑動載置台41之位置調整,使暫時壓接狀態之半導體晶片Ca(以正式壓接用頭34加壓之配置單位)配置於背面支撐載置台31上。其後,藉由上下驅動部42使基板W之下表面下降至與背面支撐載置台31之上表面密著,且藉由背面支撐載置台31吸附保持基板W,使正式壓接用頭34下降,熱壓接加壓面Ab內之半導體晶片Ca,成為經熱壓接之半導體晶片Cb。另,該狀態下保持部43仍維持基板W之保持。此係因即使背面支撐載置台31吸附保持基板W,背面支撐載置台31之保持面積亦限於基板W之一部分,故需要確保基板W之穩定性之故。 接著,使正式壓接用頭34上升,同時解除由背面支撐載置台31之吸附後,藉由滑動載置台41移動基板W,接著,將應熱壓接之暫時壓接狀態之半導體晶片Ca配置於背面支撐載置台31上,藉由正式壓接頭34熱壓接。之後亦同樣,藉由滑動載置台41使基板W之位置移動,且如圖5(b)所示,一面將暫時壓接於基板上之半導體晶片Ca全部設為經熱壓接之半導體晶片Cb。如圖5(b)所示之暫時壓接狀態之所有半導體晶片Ca經正式壓接後,成為如圖5(c)所示。另,圖5(b)中暫時壓接之所有半導體晶片Ca於圖5(c)中經正式壓接,但暫時壓接之半導體晶片Ca有某些不完備之情形時,亦可避免符合部位之正式壓接。 另外,正式壓接用頭34與背面支撐載置台31之組合於所有正式壓接中共通,故可抑制因基板W上之位置所致之熱壓接品質之偏差。再者,由於背面支撐載置台31固定於基座5且具備充分之剛性,故正式壓接步驟時亦可防止載置台面變形、位置偏移。 如圖5(c)所示,進行第1次正式壓接後,成為解除由背面支撐暫時台31對基板W之保持,且搬送機構4之保持部43保持基板W,上下驅動部42使基板W自背面支撐載置台31之基板保持面浮起之狀態。其後,滑動載置台41於滑動導軌上移動至暫時壓接部2側。其後,將基板W配置於暫時壓接用載置台21上後,使上下驅動部42下降,並且解除由保持部43對基板W之保持,使暫時壓接用載置台21保持基板W。 接著,使暫時壓接載置台21移動,且於未配置半導體晶片C之特定部位,暫時壓接用頭24逐個暫時壓接半導體晶片C(第2次暫時壓接)。此處,與第1次暫時壓接同樣地,以縱橫各2個之單位,分成暫時壓接半導體晶片C之部位與未暫時壓接半導體晶片C之部位。圖6(d)係例示對基板W進行第2次暫時壓接後之狀態者。 圖6(d)之狀態之基板W與自圖5(b)至圖5(c)同樣地,配置於背面支撐載置台31上,進行正式壓接。此處,存在與進行第2次暫時壓接之半導體晶片Ca隣接而被熱壓接之半導體晶片Cb,但經熱壓接之半導體晶片Cb之熱硬化性接著劑R已硬化,故不受因正式壓接頭34加熱之熱的不良影響。圖6(e)係例示第2次正式壓接後之基板W者。 之後,根據如上述之動作,藉由第3次暫時壓接(圖6(f))、第3次正式壓接(圖7(g))、第4次暫時壓接(圖7(h))、第4次正式壓接(圖7(i)),而完成半導體晶片C對基板W整面之加熱壓接。 根據以上製程,正式壓接步驟中,暫時壓接狀態之半導體晶片Ca不會隣接存在。即,可防止未硬化之熱硬化性接著劑R於正式壓接步驟前硬化,有效地進行高品質之正式壓接步驟。 於本實施形態中,重複4次暫時壓接步驟與正式壓接步驟,向基板W整面之熱壓接結束,但並非限定於此。只要根據半導體晶片C於基板W上之排列形態、正式壓接頭34之加壓面Ab之形狀(同時加壓之半導體晶片之數量、排列)、基板之熱傳導度等,選擇最佳次數即可。 另,於正式壓接步驟中,使配置於基板W外側之暫時壓接狀態之半導體晶片Ca正式壓接時,亦有保持部43與背面支撐載置台31干擾之情形。此種情形時,只要以變更由保持部43把持基板W之位置之方式控制搬送機構即可。 例如,圖8之保持部43雖成叉形狀,但難以在背面支撐載置台31與保持部43無干擾下,以可使暫時壓接狀態之所有半導體晶片Ca正式壓接之方式予以保持(圖8(a)),但如圖8(b)或圖8(c)般藉由改變保持部43之位置,而可避免與背面支撐載置台31之干擾。另,變更保持部43之位置時,只要藉由2個保持部43之任一者與背面支撐載置台31吸附保持基板W之狀態下,解除由另一保持部43對基板W之吸附後使之移動即可。 又,作為本發明之另一實施形態,亦可為如圖9(a)所示具備搬送機構4a與搬送機構4b之2組搬送機構4之裝置。有2組搬送機構4之情形時,可分別在暫時壓接部2與正式壓接部3配置基板W並同時處理,且亦可使一基板W自暫時壓接部2移動至正式壓接部3之同時使另一基板W自正式壓接部3移動至暫時壓接部2,故可縮短暫時壓接部2及正式壓接部3之待機時間,謀求生產性之提高。另,為了相互同時進行暫時壓接部2與正式壓接部3之間的基板W之更換,需要避免各個基板W之干擾。將為此之構成示於圖9(b)。圖9(b)係顯示自Y方向觀察圖9(a)之圖,但於各組改變保持部43之高度,避免干擾之構成。 但,基板W較小之情形等時,亦可如圖10(a)所示, 以1個保持部43保持基板W之複數個邊部之構成。若為具有此種保持部43之搬送機構4,則如圖4(b)所示,亦容易具備如搬送機構4a之2個搬送機構4。 目前為止之說明中,以對半導體晶片C與基板W之連接賦予熱硬化性接著劑R為前提說明,但本發明於未賦予硬化性接著劑R之基板W上暫時壓接半導體晶片C之情形時亦有效。即,正式壓接步驟中,存在與進行正式壓接之區域隣接形態之半導體晶片Ca之情形時,有正式壓接頭之熱使隣接之半導體晶片Ca之凸塊軟化/變形之虞,但本發明中亦可徹底消除此種顧慮。 又,本發明亦可應用於積層具有貫通電極之半導體晶片之所謂三維安裝。即,使用由貫通電極等而於上部(非凸塊面)具有電極者作為半導體晶片C之情形時,如圖7(i)所示之熱壓接第1層半導體晶片C之狀態,若與圖5(a)同樣地處理並重複實施暫時壓接與正式壓接,則三維安裝中亦可防止對隣接晶片之熱影響。Hereinafter, an example of an embodiment of the present invention will be described using drawings. FIG. 1 is a diagram showing a manufacturing apparatus of a semiconductor device of the present invention. As shown in FIGS. 11 (a) to 11 (c), a semiconductor device manufacturing device 1 has the following structure as a basic structure: a temporary crimping section 2 that temporarily crimps a semiconductor wafer C to a substrate W; and a formal crimping section 3 , Which heat-presses the temporarily-crimped semiconductor wafer Ca in a manner as shown in FIG. 11 (d); and a transfer mechanism 4 that enables the substrate W to be bidirectional between the temporary-crimping section 2 and the formal-crimping section 3 mobile. In addition, in FIG. 1, a part of the constituent elements obscures other constituent elements. Therefore, in the following description, a diagram in which a part of the constituent elements shown in FIG. 2 (the same applies to FIG. 3 and FIG. 4) is omitted as necessary for explanation. In the manufacturing apparatus 1 for a semiconductor device, the base 5 is a main structure common to the temporary crimping portion 2 and the formal crimping portion 3, but for convenience, the base 5 constituting the temporary crimping portion 2 is used for temporary crimping. The base 52 uses the base 5 constituting the main crimping section 3 as the base 53 for main crimping (FIG. 2). In FIG. 1, the direction from the temporary crimping portion 2 to the main crimping portion 3 is set as the X direction, the direction parallel to the surface of the substrate W and orthogonal to the X direction is set as the Y direction, and the surface of the substrate W The vertical direction is the Z direction, and the rotation direction with the Z direction as the axis is the θ direction. The temporary crimping unit 2 includes a temporary crimping base 52, a temporary crimping mounting table 21, a temporary crimping support frame 22, a temporary crimping unit 23, and a temporary crimping head 24, and a base for temporary crimping. The seat 52 supports the temporary crimping mounting table 21 and the temporary crimping support frame 22. The temporary crimping stage 21 is a person moving the XY plane while holding the substrate W. In the example shown in FIG. 2, the Y-direction movable portion 21 a is provided on the temporary crimping base 52 and the X-direction movable portion 21 b is provided on the Y-direction movable portion 21 a. 21b is provided with a configuration of a θ-direction movable portion 21c. The θ-direction movable portion 21c has a function of holding the substrate W by suction or the like. Here, in this embodiment, the θ-direction adjustment is provided on the temporary crimping mounting table 21 holding the substrate W, and may have a function of rotating the temporary crimping head 24 in the θ direction. The temporary crimping support frame 22 supports a temporary crimping unit 23, and the temporary crimping unit 23 moves a temporary crimping head 24 in the Z direction. The temporary crimping head 24 sucks and holds the semiconductor wafer C one by one, and transmits the driving force of the temporary crimping unit 23 to the semiconductor wafer C. In addition, a heater is built in the temporary crimping head 24, and the heating can be performed in a temperature range in which the thermosetting adhesive R provided to the semiconductor wafer C is softened. Although not shown, the temporary crimping unit 2 is preferably provided with an image recognition device. When the semiconductor wafer C and the fixed portion of the substrate W are aligned, the relative position of the semiconductor wafer C and the substrate W can be obtained by image recognition. In accordance with the position, the temporary crimping mounting table 21 may be moved. The main crimping section 3 includes a base 53 for full crimping, a back support mounting table 31, a support frame 32 for full crimping, a unit 33 for full crimping, and a head 34 for full crimping, and a base 53 for full crimping. The back support stage 31 and the support frame 32 for full crimping are supported. The back support mounting table 31 supports the range of the main crimping head 34 from the lower surface of the substrate W (opposite to the surface where the semiconductor wafer Ca is temporarily crimped), and pressurizes it with the pressure of the main crimping head 34. The surface Ab is opposed to each other, and is fixed to the base 53 for formal crimping so as to support only the semiconductor wafer Ca in the pressing surface Ab. Preferably, the substrate W has a function of sucking and holding the substrate W on the surface of the back support mounting table 31. A heater for heating the substrate W may be incorporated. In addition, since the back support mounting table 31 is fixedly disposed on the base 53 for formal crimping, it is preferably formed of a rigid material. The formal crimping support frame 32 is for supporting the formal crimping unit 33, and the formal crimping unit 33 is for moving the formal crimping head 34 in the Z direction. The head 34 for the main crimping has a built-in heater. After the pressing surface Ab of the main crimping contact 34 comes into contact with the semiconductor wafer Ca temporarily fixed on the substrate W, the semiconductor wafer Ca is heated while conveying the driving of the unit 33 for the main crimping. Force and pressurize. The pressing surface Ab of the main crimping head 34 has a shape that simultaneously presses a plurality of temporarily fixed semiconductor wafers Ca. In this embodiment, the pressing surface Ab is the same as that shown in FIG. 14 (b), and the number of semiconductor wafers Ca temporarily crimped is four (two each in the vertical and horizontal directions), but it is not limited to this, and may be more or less than this. , It can also be four, but there are four in any of the vertical and horizontal directions. In addition, the heater built in the head 34 for full crimping has the ability to raise the temperature to a temperature at which the bumps B of the semiconductor wafer C are melted and the thermosetting adhesive R is hardened. The conveying mechanism 4 includes the following mechanism as a constituent element: a slide mounting table 41 which is configured to be slidable on a guide rail 40 that spans both the temporary crimping base 52 and the formal crimping base 53 in the Y direction. It can move in the X direction; the up-and-down driving section 42 is provided on the slide mounting table 41 to adjust the height; and the holding section 43 partially holds the substrate W. The conveying mechanism 4 has a function of holding the substrate W in the temporary crimping portion 2 in a state where the holding portion 43 partially holds the substrate W in a state where neither the temporary crimping mounting table 21 nor the back support mounting table 31 holds the substrate W. Moves to the main crimping portion 3. Therefore, if the temporary pressure-bonding mounting table 21 is in a state where the substrate W is released, the transfer mechanism 4 disposed near the temporary pressure-bonding mounting table 21 can raise the up-and-down driving portion 42 while the substrate 43 is held by the holding portion 43. The substrate W is moved to the main crimping section 3 along the slide rail 40 (from FIG. 3 (a) to FIG. 3 (b)). In the case where the substrate W is located in the official crimping section 3, after the back support mounting table 31 releases the holding of the substrate W, the vertical driving section 42 is raised, and the substrate W can also be moved to the temporary crimping section 2 along the slide rail 40 ( From Figure 3 (b) to Figure 3 (a)). Here, the holding portion 43 is preferably the substrate of the temporary crimping mounting table 21 when the substrate W is transferred from the temporary crimping mounting table 21 (and the substrate W is transferred to the temporary crimping mounting table 21). The holding surface (the θ-direction movable portion 1c) is smaller than the substrate W (at least the X-direction length is shorter). In this embodiment, the substrate W is shown in the shape of a corner plate. However, the substrate W is not limited to this. For example, a semiconductor wafer may have a dish shape. However, the portion where the semiconductor wafer C is temporarily crimped (and formally crimped) is not limited to the center portion of the substrate W, but may also reach the peripheral portion. Therefore, it is necessary to move the temporary crimping mounting table 21 over a wide range, but it is preferable to move the sliding mounting table 41 of the transport mechanism 4 synchronously with respect to the movement of the temporary crimping mounting table 21. By moving the temporary crimping mounting table 21, the sliding mounting table 41 of the conveying mechanism 4 is moved synchronously to prevent interference between the temporary crimping mounting table 21 and the conveying mechanism 4, and the holding portion 43 can also be maintained. In a portion where the substrate W can be held in a well-balanced manner. Fig. 4 (a) shows a state where the slide mounting table 41 also moves synchronously when the position of the substrate W of the temporary crimping section 2 is moved to the right as compared with Fig. 3 (a). FIG. 4 (b) shows a state where the substrate W is moved from this state to the state of the main crimping section 3. As shown in Fig. 3 (a) to Fig. 3 (b) and Fig. 4 (a) to Fig. 4 (b), the substrate W after the temporary crimping can also be linearly moved to the full crimping in the Y direction. The semiconductor wafer Ca to be temporarily pressure-bonded is arranged on the back support mounting table 31 (directly below the head 34 for full pressure-bonding). Hereinafter, an operation example of the semiconductor device manufacturing apparatus 1 will be described with reference to FIGS. 5 to 7 showing the arrangement status of the semiconductor wafer C on the substrate W. FIG. 5 (a) shows a substrate W. FIG. Although the substrate W shown in FIG. 5 (a) is shown as a grid, the grid is for the convenience of displaying the portion where the semiconductor wafer C can be arranged, and the same applies from FIG. 5 (b) to FIG. 7 (f). The substrate W in FIG. 5 (a) is first arranged on the temporary crimping mounting table 21 of the temporary crimping section 2, and the semiconductor wafers C are temporarily crimped one by one by the temporary crimping head 24. FIG. 5 (b) shows the state after the first temporary crimping step has been performed on the substrate W, and a semiconductor wafer Ca that has been temporarily crimped partially is arranged. As described above, the pressing surface Ab of the main crimping head 34 is a semiconductor wafer Ca in which two vertical and horizontal semiconductor wafers are simultaneously press-bonded temporarily. Therefore, the pressing surface Ab is divided into two temporarily crimped semiconductors. The portion of the wafer C and the portion where the semiconductor wafer C is not temporarily crimped. In addition, in FIG. 5 (b), the interval between the portions where the semiconductor wafer C is temporarily crimped is set to one amount of the pressing surface Ab, but the heat transfer property to the substrate W is high, and the thermosetting adhesive R When the initial hardening temperature is low, the interval may be further extended to be an integral multiple of the pressing surface Ab of the main crimping joint 34 (in this embodiment, there are 4 horizontal and vertical amounts, 6 volumes, and so on). As shown in FIG. 5 (b), after the first temporary crimping of the substrate W, the holding table 21 for temporary crimping releases the holding of the substrate W, and becomes the transfer mechanism 4 as shown in the state of FIG. 3 (a). The holding portion 43 holds the substrate W, and the up-and-down driving portion 42 lifts the substrate W from the substrate holding surface of the temporary pressing contact mounting table 21. After that, in order to perform the main crimping (the main crimping step), the slide mounting table 41 is moved on the slide rail 40 to the side of the main crimping section 3. Thereafter, the position of the slide mounting table 41 is adjusted so that the semiconductor wafer Ca (the arrangement unit pressurized by the head 34 for the main pressure bonding) in the temporarily crimped state is arranged on the back support mounting table 31. Thereafter, the lower surface of the substrate W is lowered to be in close contact with the upper surface of the back support mounting table 31 by the up-and-down driving section 42, and the substrate W is sucked and held by the back support mounting table 31, so that the head 34 for formal crimping is lowered. The semiconductor wafer Ca in the thermocompression bonding surface Ab becomes a semiconductor wafer Cb subjected to thermocompression bonding. In this state, the holding portion 43 maintains the holding of the substrate W. This is because the holding area of the back support mounting table 31 is limited to a part of the substrate W even if the back support mounting table 31 adsorbs and holds the substrate W, so it is necessary to ensure the stability of the substrate W. Next, the head 34 for formal crimping is raised and the suction from the back-supporting mounting table 31 is released. Then, the substrate W is moved by sliding the mounting table 41, and then the semiconductor wafer Ca that is temporarily press-bonded in a state of thermal compression bonding is arranged. The back support mounting table 31 is thermally crimped by a main crimping connector 34. After that, similarly, the position of the substrate W is moved by the slide mounting table 41, and as shown in FIG. 5 (b), all the semiconductor wafers Ca temporarily bonded to the substrate are set as the semiconductor wafers Cb which are thermally bonded. . As shown in FIG. 5 (c), all the semiconductor wafers Ca in the temporarily crimped state shown in FIG. 5 (b) are formally crimped. In addition, all the semiconductor wafers Ca temporarily crimped in FIG. 5 (b) are formally crimped in FIG. 5 (c), but when the temporarily crimped semiconductor wafer Ca has some incomplete conditions, conforming parts can also be avoided. It's officially crimped. In addition, the combination of the formal crimping head 34 and the back support mounting table 31 is common to all the formal crimping, so it is possible to suppress variations in the quality of the thermocompression bonding due to the position on the substrate W. In addition, since the back support mounting table 31 is fixed to the base 5 and has sufficient rigidity, the mounting table surface can also be prevented from being deformed and displaced during the formal crimping step. As shown in FIG. 5 (c), after the first official crimping, the holding of the substrate W by the back support temporary stage 31 is released, the holding portion 43 of the transport mechanism 4 holds the substrate W, and the upper and lower driving portions 42 make the substrate W is in a state where the substrate holding surface of the mounting table 31 is lifted from the back surface. After that, the slide mounting table 41 moves on the slide rail to the temporary crimping portion 2 side. After that, the substrate W is placed on the temporary crimping mounting table 21, and then the up-and-down driving section 42 is lowered, and the holding of the substrate W by the holding section 43 is released, so that the temporary crimping mounting table 21 holds the substrate W. Next, the temporary crimping stage 21 is moved, and the temporary crimping head 24 is temporarily crimped to the semiconductor wafer C one by one at a specific portion where the semiconductor wafer C is not arranged (second temporary crimping). Here, in the same manner as the first temporary crimping, the portion where the semiconductor wafer C is temporarily crimped and the portion where the semiconductor wafer C is not temporarily crimped are divided into two units each in the vertical and horizontal directions. FIG. 6 (d) illustrates a state after the second temporary compression bonding of the substrate W is performed. The substrate W in the state shown in FIG. 6 (d) is placed on the back support mounting table 31 as in FIG. 5 (b) to FIG. 5 (c), and is formally crimped. Here, there is a semiconductor wafer Cb which is adjacent to the semiconductor wafer Ca subjected to the second temporary compression bonding and is thermocompression bonded, but the thermosetting adhesive R of the semiconductor wafer Cb subjected to the thermal compression bonding is hardened, so it is not affected by the cause. The bad influence of the heat of the main crimp 34 heating. FIG. 6 (e) illustrates the substrate W after the second official crimping. After that, according to the operation described above, the third temporary crimping (Fig. 6 (f)), the third formal crimping (Fig. 7 (g)), and the fourth temporary crimping (Fig. 7 (h)) ), The fourth official crimping (FIG. 7 (i)), and the heating and crimping of the semiconductor wafer C to the entire surface of the substrate W is completed. According to the above process, in the formal crimping step, the semiconductor wafer Ca in the temporarily crimped state will not exist adjacent to each other. That is, it is possible to prevent the non-hardened thermosetting adhesive R from being hardened before the main crimping step, and effectively perform a high-quality formal crimping step. In this embodiment, the temporary compression bonding step and the main compression bonding step are repeated four times, and the thermal compression bonding to the entire surface of the substrate W is completed, but it is not limited to this. It is only necessary to select the optimal number of times according to the arrangement form of the semiconductor wafer C on the substrate W, the shape of the pressing surface Ab of the main crimp 34 (the number and arrangement of the semiconductor wafers that are simultaneously pressed), and the thermal conductivity of the substrate. In addition, in the formal crimping step, when the semiconductor wafer Ca that is temporarily crimped to the outside of the substrate W is formally crimped, the holding portion 43 may interfere with the back support mounting table 31. In this case, the conveyance mechanism may be controlled so as to change the position where the substrate W is held by the holding unit 43. For example, although the holding portion 43 in FIG. 8 has a fork shape, it is difficult to hold all the semiconductor wafers Ca temporarily in a temporarily crimped state without interference from the back support mounting table 31 and the holding portion 43 (FIG. 8 (a)), but by changing the position of the holding portion 43 as in FIG. 8 (b) or FIG. 8 (c), interference with the back support mounting table 31 can be avoided. When the position of the holding portion 43 is changed, as long as the substrate W is held by one of the two holding portions 43 and the back support mounting table 31, the holding of the substrate W by the other holding portion 43 is released. Just move it. In addition, as another embodiment of the present invention, it may be an apparatus including two sets of transfer mechanisms 4 as shown in FIG. 9 (a) and a transfer mechanism 4a and a transfer mechanism 4b. In the case of two sets of conveying mechanisms 4, the substrate W can be disposed and processed simultaneously in the temporary crimping section 2 and the formal crimping section 3, and a substrate W can also be moved from the temporary crimping section 2 to the formal crimping section. At the same time, the other substrate W is moved from the main crimping portion 3 to the temporary crimping portion 2 at the same time, so the standby time of the temporary crimping portion 2 and the main crimping portion 3 can be shortened, and productivity can be improved. In addition, in order to replace the substrate W between the temporary crimping portion 2 and the main crimping portion 3 simultaneously with each other, it is necessary to avoid interference of the respective substrates W. The structure for this is shown in Fig. 9 (b). FIG. 9 (b) is a view showing FIG. 9 (a) viewed from the Y direction, but the height of the holding portion 43 is changed in each group to avoid interference. However, when the substrate W is small, for example, as shown in FIG. 10 (a), a plurality of side portions of the substrate W may be held by one holding portion 43. If the transfer mechanism 4 has such a holding part 43, as shown in FIG. 4 (b), it is easy to provide two transfer mechanisms 4 like the transfer mechanism 4a. The description so far has been based on the premise that a thermosetting adhesive R is provided to the connection between the semiconductor wafer C and the substrate W, but the present invention is a case where the semiconductor wafer C is temporarily pressure-bonded to the substrate W to which the hardening adhesive R is not provided. Also effective. That is, in the formal crimping step, when there is a case where the semiconductor wafer Ca adjacent to the region where the formal crimping is performed, the heat of the formal crimping joint may soften / deform the bumps of the adjacent semiconductor wafer Ca, but the present invention China can also completely eliminate such concerns. The present invention can also be applied to so-called three-dimensional mounting in which semiconductor wafers having through electrodes are laminated. That is, when a semiconductor wafer C having electrodes on the top (non-bump surface) is used as the semiconductor wafer C, the state where the first-layer semiconductor wafer C is thermocompression-bonded as shown in FIG. 7 (i). Fig. 5 (a) similarly processes and repeatedly performs temporary crimping and formal crimping, so that thermal influence on adjacent wafers can also be prevented during three-dimensional mounting.
1‧‧‧半導體裝置之製造裝置11‧‧‧Semiconductor device manufacturing device 1
2‧‧‧暫時壓接部2‧‧‧Temporary crimping department
3‧‧‧正式壓接部3‧‧‧ formal crimping department
4‧‧‧搬送機構4‧‧‧ transfer agency
4a、4b‧‧‧搬送機構4a, 4b ‧‧‧ transfer agency
5‧‧‧基座5‧‧‧ base
21‧‧‧暫時壓接用載置台21‧‧‧Mounting table for temporary crimping
21a‧‧‧Y方向可動部21a‧‧‧Y direction movable part
21b‧‧‧X方向可動部21b‧‧‧X direction movable part
21c‧‧‧θ方向可動部21c‧‧‧θ-direction movable section
22‧‧‧暫時壓接用支持框架22‧‧‧Temporary Crimp Support Frame
23‧‧‧暫時壓接用單元23‧‧‧Temporary crimping unit
24‧‧‧暫時壓接用頭24‧‧‧Head for temporary crimping
31‧‧‧背面支撐載置台31‧‧‧ Rear support mounting table
32‧‧‧正式壓接用支持框架32‧‧‧ Official support frame for crimping
33‧‧‧正式壓接用單元33‧‧‧formal crimping unit
34‧‧‧正式壓接用頭34‧‧‧formal crimping head
40‧‧‧滑動導軌40‧‧‧Sliding guide
41‧‧‧滑動載置台41‧‧‧Sliding Mount
42‧‧‧上下驅動部42‧‧‧Up and down drive section
43‧‧‧保持部43‧‧‧holding department
52‧‧‧暫時壓接用基座52‧‧‧ Base for temporary crimping
53‧‧‧正式壓接用基座53‧‧‧ official crimp base
200‧‧‧暫時壓接裝置200‧‧‧Temporary crimping device
201‧‧‧接合載置台201‧‧‧Joint mounting table
204‧‧‧暫時壓接頭204‧‧‧Temporary compression joint
300‧‧‧正式壓接裝置300‧‧‧ formal crimping device
301‧‧‧接合載置台301‧‧‧Joint mounting table
304‧‧‧正式壓接頭304‧‧‧ formal crimping joint
402‧‧‧暫時壓接部402‧‧‧Temporary crimping department
403‧‧‧正式壓接部403‧‧‧Formal crimping department
404‧‧‧載置台404‧‧‧mounting table
Ab‧‧‧加壓面Ab‧‧‧Pressure surface
B‧‧‧凸塊B‧‧‧ bump
C‧‧‧半導體晶片C‧‧‧Semiconductor wafer
Ca‧‧‧暫時壓接狀態之半導體晶片Ca‧‧‧ semiconductor wafer in a temporarily crimped state
Cb‧‧‧經熱壓接之半導體晶片Cb‧‧‧Semiconductor wafer by thermocompression bonding
E‧‧‧焊墊電極E‧‧‧pad electrode
R‧‧‧熱硬化性接著劑R‧‧‧thermosetting adhesive
W‧‧‧基板W‧‧‧ substrate
X、Y、Z、θ‧‧‧方向X, Y, Z, θ‧‧‧ directions
圖1係顯示本發明一實施形態之半導體裝置之製造裝置之構成之概略圖。 圖2係對本發明一實施形態之半導體裝置之製造裝置之構成要素進行說明之概略圖。 圖3(a)係顯示本發明之一實施形態之半導體裝置之製造裝置中,搬送機構以暫時壓接部保持基板之狀態之圖,(b)係顯示該搬送機構以正式壓接部保持基板之狀態之圖。 圖4(a)係顯示本發明之一實施形態之半導體裝置之製造裝置中,搬送機構以暫時壓接部保持基板之狀態之其他例之圖,(b)係顯示該搬送機構以正式壓接部保持基板之狀態之其他例之圖。 圖5(a)係顯示本發明之一實施形態所使用之基板之圖,(b)係例示對該基板進行第1次暫時壓接之狀態之圖,(c)係例示將該暫時壓接後之半導體基板進行正式壓接後之狀態之圖。 圖6(d)係例示對本發明之一實施形態所使用之基板進行第2次暫時壓接之狀態之圖,(e)係例示將該暫時壓接後之半導體晶片進行正式壓接後之狀態之圖,(f)係例示對本發明之一實施形態之基板進行第3次暫時壓接之狀態之圖。 圖7(g)係例示對本發明之一實施形態所使用之基板進行第3次暫時壓接之半導體晶片進行正式壓接後之狀態之圖,(h)係例示對本發明之一實施形態所使用之基板進行第4次暫時壓接之狀態之圖,(i)係例示將暫時壓接後之半導體晶片進行正式壓接後之狀態之圖。 圖8(a)係顯示本發明之一實施形態之正式壓接步驟中把持基板之狀態之圖,(b)係顯示於該正式壓接步驟中變更基板之把持位置之狀態之圖,(c)係顯示該把持位置變更之其他狀態之圖。 圖9(a)係說明本發明之另一實施形態之2組搬送機構之圖,(b)係說明該搬送機構之高度關係之圖。 圖10(a)係對本發明之另一實施形態之半導體裝置之製造裝置之構成要素進行說明之概略圖,(b)係對該實施形態之變化例之半導體裝置之製造裝置之構成要素進行說明之概略圖。 圖11(a)係具有於凸塊面賦予熱硬化性接著劑之半導體晶片與焊墊電極之半導體晶圓基板之剖視圖,(b)係顯示進行該半導體晶片與該半導體晶圓基板之對位之狀態之剖視圖,(c)係顯示將該半導體晶片暫時壓接於該半導體晶圓基板上之狀態之剖視圖,(d)係顯示將該半導體晶片熱壓接於該半導體晶圓基板上之狀態之剖視圖。 圖12係顯示使用於暫時正式分割製程之暫時壓接裝置之一例之圖。 圖13係顯示使用於暫時正式分割製程之正式壓接裝置之一例之圖。 圖14(a)係說明於暫時正式分割製程中對基板全域僅進行暫時壓接之基板之圖,(b)係說明同時熱壓接複數個經暫時壓接於該基板之半導體晶片之狀態之圖。 圖15係顯示作為暫時正式分割製程之隣接晶片加熱對策而眾所周知之半導體裝置之製造裝置之構成之概略圖。 圖16(a)係顯示作為暫時正式分割製程之隣接晶片加熱對策而眾所周知之半導體裝置之製造裝置中保持基板之載置台於暫時壓接狀態之位置之圖,(b)係顯示該載置台於正式壓接狀態之位置之圖。FIG. 1 is a schematic diagram showing a configuration of a manufacturing apparatus of a semiconductor device according to an embodiment of the present invention. FIG. 2 is a schematic diagram for explaining constituent elements of a semiconductor device manufacturing apparatus according to an embodiment of the present invention. Fig. 3 (a) is a diagram showing a state in which a transport mechanism holds a substrate with a temporary crimping portion in a manufacturing apparatus of a semiconductor device according to an embodiment of the present invention, and (b) shows a state in which the transport mechanism holds a substrate with a crimping portion; Diagram of the state. Fig. 4 (a) is a diagram showing another example of a state in which a transport mechanism holds a substrate with a temporary crimping section in a manufacturing apparatus of a semiconductor device according to an embodiment of the present invention, and (b) is a diagram illustrating the transport mechanism with formal crimping A diagram of another example of the state where the substrate is held by the part. Fig. 5 (a) is a diagram showing a substrate used in one embodiment of the present invention, (b) is a diagram illustrating a state where the substrate is temporarily crimped for the first time, and (c) is a diagram illustrating the temporary crimping The following figure shows the state after the semiconductor substrate is formally crimped. FIG. 6 (d) is a diagram illustrating a state in which the second temporary compression bonding is performed on a substrate used in an embodiment of the present invention, and (e) is a state in which the semiconductor wafer after the temporary compression bonding is formally bonded. In the figure, (f) is a diagram illustrating a state in which the substrate is temporarily crimped for the third time according to an embodiment of the present invention. FIG. 7 (g) is a diagram illustrating a state in which a semiconductor wafer subjected to the third temporary compression bonding is formally bonded to a substrate used in one embodiment of the present invention, and (h) illustrates an example used in one embodiment of the present invention. (I) is a diagram illustrating a state after the semiconductor wafer after the temporary crimping is formally crimped. FIG. 8 (a) is a diagram showing a state of holding a substrate in a formal crimping step of one embodiment of the present invention, (b) is a diagram showing a state of changing a holding position of a substrate in the formal crimping step, (c ) Is a diagram showing other states in which the holding position is changed. FIG. 9 (a) is a diagram illustrating a two-group transport mechanism according to another embodiment of the present invention, and (b) is a diagram illustrating a height relationship of the transport mechanism. FIG. 10 (a) is a schematic diagram illustrating the constituent elements of a semiconductor device manufacturing apparatus according to another embodiment of the present invention, and (b) is a constituent element of a semiconductor device manufacturing apparatus according to a modified example of the embodiment. The schematic diagram. 11 (a) is a cross-sectional view of a semiconductor wafer substrate having a semiconductor wafer provided with a thermosetting adhesive on a bump surface and a pad electrode, and (b) is a view showing alignment of the semiconductor wafer and the semiconductor wafer substrate (C) is a sectional view showing a state in which the semiconductor wafer is temporarily crimped onto the semiconductor wafer substrate, and (d) is a sectional view showing a state in which the semiconductor wafer is thermally crimped onto the semiconductor wafer substrate Cutaway view. FIG. 12 is a diagram showing an example of a temporary crimping device used in a temporary formal division process. FIG. 13 is a diagram showing an example of a formal crimping apparatus used for a temporary formal division process. FIG. 14 (a) is a diagram illustrating a substrate that is only temporarily crimped to the entire substrate in the temporary formal division process, and (b) is a diagram illustrating a state in which a plurality of semiconductor wafers temporarily crimped to the substrate are simultaneously thermally crimped. Illustration. FIG. 15 is a schematic diagram showing the configuration of a semiconductor device manufacturing apparatus that is well-known as a countermeasure for heating adjacent wafers in a temporary formal division process. FIG. 16 (a) is a diagram showing a position where a mounting table for holding a substrate in a temporarily crimped state in a manufacturing apparatus of a semiconductor device, which is a well-known semiconductor device manufacturing method, as a countermeasure for heating a neighboring wafer temporarily temporarily, is shown, and (b) is a view showing the mounting table at The figure of the position of the formal crimping state.
Claims (13)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016241055A JP6789791B2 (en) | 2016-12-13 | 2016-12-13 | Semiconductor device manufacturing equipment and manufacturing method |
| JP2016-241055 | 2016-12-13 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201836102A true TW201836102A (en) | 2018-10-01 |
| TWI729246B TWI729246B (en) | 2021-06-01 |
Family
ID=62558631
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW106143316A TWI729246B (en) | 2016-12-13 | 2017-12-11 | Semiconductor device manufacturing apparatus and manufacturing method |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JP6789791B2 (en) |
| KR (1) | KR20190095352A (en) |
| CN (1) | CN110235230A (en) |
| TW (1) | TWI729246B (en) |
| WO (1) | WO2018110376A1 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102800734B1 (en) | 2019-07-04 | 2025-04-29 | 삼성전자주식회사 | Micro led display module and manufacturing method of the same |
| CN115868014B (en) * | 2020-09-02 | 2025-08-01 | 株式会社新川 | Apparatus and method for manufacturing semiconductor device |
| KR102841735B1 (en) * | 2022-10-18 | 2025-08-04 | 세메스 주식회사 | System and method for attaching |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002110856A (en) * | 2000-10-03 | 2002-04-12 | Sony Corp | Method for manufacturing semiconductor device |
| JP4523732B2 (en) * | 2001-04-04 | 2010-08-11 | 東レエンジニアリング株式会社 | Chip bonding equipment |
| JP4206320B2 (en) * | 2003-09-19 | 2009-01-07 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor integrated circuit device |
| WO2013133015A1 (en) * | 2012-03-07 | 2013-09-12 | 東レ株式会社 | Method and apparatus for manufacturing semiconductor device |
| JP2013232454A (en) * | 2012-04-27 | 2013-11-14 | Toray Ind Inc | Method of manufacturing wiring board having segmented adhesive layer, and semiconductor package produced by the same |
| JP2014154775A (en) * | 2013-02-12 | 2014-08-25 | Shibaura Mechatronics Corp | Electronic component mounting method and mounting apparatus |
| JP6140531B2 (en) * | 2013-05-30 | 2017-05-31 | 三星電子株式会社Samsung Electronics Co.,Ltd. | Semiconductor chip bonding apparatus and semiconductor chip bonding method |
| JP6602022B2 (en) * | 2015-02-19 | 2019-11-06 | 東レエンジニアリング株式会社 | Mounting apparatus and mounting method |
| JP6518461B2 (en) * | 2015-03-03 | 2019-05-22 | 東レエンジニアリング株式会社 | Mounting device and mounting method |
-
2016
- 2016-12-13 JP JP2016241055A patent/JP6789791B2/en active Active
-
2017
- 2017-12-06 WO PCT/JP2017/043743 patent/WO2018110376A1/en not_active Ceased
- 2017-12-06 CN CN201780084205.4A patent/CN110235230A/en active Pending
- 2017-12-06 KR KR1020197019992A patent/KR20190095352A/en not_active Ceased
- 2017-12-11 TW TW106143316A patent/TWI729246B/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR20190095352A (en) | 2019-08-14 |
| WO2018110376A1 (en) | 2018-06-21 |
| CN110235230A (en) | 2019-09-13 |
| JP6789791B2 (en) | 2020-11-25 |
| TWI729246B (en) | 2021-06-01 |
| JP2018098337A (en) | 2018-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109103117B (en) | Apparatus for bonding semiconductor chips and method for bonding semiconductor chips | |
| CN110834141B (en) | Solder head assembly, thermocompression welding system, and methods of assembly and operation | |
| TWI652743B (en) | Packaging device for semiconductor wafer and manufacturing method of semiconductor device | |
| TWI670776B (en) | Semiconductor device manufacturing method and packaging device | |
| TW201836102A (en) | Device and method of manufacturing semiconductor device | |
| KR102372519B1 (en) | mounting device | |
| JP2015084388A (en) | Mounted component storage jig, multi-component mounting apparatus, and multi-component mounting method | |
| CN110024095B (en) | Method for manufacturing semiconductor device and packaging device | |
| KR20160127807A (en) | Crimp head, and mounting device and mounting method using same | |
| JP3791501B2 (en) | Circuit board, semiconductor device, semiconductor manufacturing apparatus, circuit board manufacturing method, and semiconductor device manufacturing method | |
| TW201818493A (en) | Mounting device | |
| JP2009260379A (en) | Bonding apparatus and bonding method using the same | |
| KR102221588B1 (en) | Apparatus for Bonding Semiconductor Chip and Method for Bonding Semiconductor Chip | |
| JP2006066566A (en) | Bonding equipment | |
| JP2014236021A (en) | Semiconductor chip junction device and semiconductor chip junction method | |
| JP4036116B2 (en) | Circuit board, semiconductor device, semiconductor manufacturing apparatus, circuit board manufacturing method, and semiconductor device manufacturing method | |
| JP2014110392A (en) | Mounting apparatus and mounting method | |
| KR20060134603A (en) | Manufacturing method of laminated package with flatten ball bump | |
| JP4052144B2 (en) | Manufacturing method of semiconductor device | |
| JP4228839B2 (en) | Bonding equipment | |
| JP2000031633A (en) | Method and apparatus for flattening solder bumps on wiring board | |
| JP2004259917A (en) | Bonding method and device thereof | |
| JP7317354B2 (en) | Mounting equipment | |
| JP4206635B2 (en) | Manufacturing method of semiconductor device | |
| JP4572348B2 (en) | Semiconductor device manufacturing method and circuit board manufacturing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |