TW201820787A - Hot swapping circuit performs multi-layered protection by disposing the detection module, the delay module, and the hysteresis module - Google Patents
Hot swapping circuit performs multi-layered protection by disposing the detection module, the delay module, and the hysteresis module Download PDFInfo
- Publication number
- TW201820787A TW201820787A TW105139185A TW105139185A TW201820787A TW 201820787 A TW201820787 A TW 201820787A TW 105139185 A TW105139185 A TW 105139185A TW 105139185 A TW105139185 A TW 105139185A TW 201820787 A TW201820787 A TW 201820787A
- Authority
- TW
- Taiwan
- Prior art keywords
- terminal
- electrically connected
- delay
- module
- signal
- Prior art date
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 37
- 238000001914 filtration Methods 0.000 claims abstract description 4
- 239000003990 capacitor Substances 0.000 claims description 29
- 230000006641 stabilisation Effects 0.000 claims description 11
- 238000011105 stabilization Methods 0.000 claims description 11
- 230000001934 delay Effects 0.000 abstract description 3
- 230000002708 enhancing effect Effects 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 230000000694 effects Effects 0.000 description 6
- 238000005259 measurement Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Landscapes
- Electronic Switches (AREA)
Abstract
Description
本發明是有關於一種電子電路,特別是指一種熱插拔電路。The invention relates to an electronic circuit, in particular to a hot-swap circuit.
熱插拔(Hot swapping或Hot plugging)技術由於可以提供在電腦運作時插上或拔除硬體,使用者可以在不用關閉電源的情況下插入或拔除支援熱插拔的周邊裝置,使用上十分便利,在工業應用上,更因為可以免於拔除更換教導器就需重新啟動控制器的程序,因此可以大幅減少控制器重新啟動所花費的時間成本,而受到廣泛使用,然而,由於在工業上所應用之電壓較高,因此,如何避免突波影響並維持電路穩定則成為關注的議題。Hot swapping (Hot swapping or Hot plugging) technology is very convenient because users can plug in or unplug hardware without turning off the power. In industrial applications, it is widely used because it can avoid the need to restart the controller when the teaching device is removed, so it can greatly reduce the time and cost of restarting the controller. However, it is widely used in industry. The applied voltage is high, so how to avoid the impact of surge and maintain the stability of the circuit has become a topic of concern.
因此,本發明之目的,即在提供一種可避免突波影響並維持電路穩定的熱插拔電路。Therefore, an object of the present invention is to provide a hot-swap circuit which can avoid the influence of surge and maintain the stability of the circuit.
於是,本發明熱插拔電路,適用於提供一熱插拔電源至一熱插拔裝置,並包含一電源端及一接地端、一偵測模組、一延遲模組、一遲滯模組,及一開關模組。Therefore, the hot-swap circuit of the present invention is suitable for providing a hot-swap power supply to a hot-swap device, and includes a power terminal and a ground terminal, a detection module, a delay module, and a hysteresis module. And a switch module.
該偵測模組用以接收一相關於該熱插拔裝置是否連接的連接信號,並將該連接信號進行濾波處理以輸出一連接狀態信號。The detection module is used for receiving a connection signal related to whether the hot-plugging device is connected, and filtering the connection signal to output a connection status signal.
該延遲模組電連接該偵測模組,接收該連接狀態信號,並根據該連接狀態信號延遲輸出一連接穩定信號以消除信號突波。The delay module is electrically connected to the detection module, receives the connection status signal, and delays outputting a connection stability signal according to the connection status signal to eliminate a signal surge.
該遲滯模組電連接該延遲模組,接收該連接穩定信號,並於進行遲滯處理後,輸出一開關信號。The hysteresis module is electrically connected to the delay module, receives the connection stabilization signal, and outputs a switching signal after performing the hysteresis processing.
該開關模組電連接該遲滯模組,接收該開關信號,並根據該開關信號輸出及不輸出該熱插拔電源。The switch module is electrically connected to the hysteresis module, receives the switch signal, and outputs and does not output the hot-swap power supply according to the switch signal.
本發明之功效在於:藉由設置該偵測模組、該延遲模組、該遲滯模組進行多層保護,可以有效防止因突波、雜訊、抖動訊號而造成元件損壞,故可提高使用壽命,並可減少干擾誤判,提升運行的穩定性。The effect of the present invention is that by setting the detection module, the delay module, and the hysteresis module for multi-layer protection, it can effectively prevent component damage caused by surges, noise, and jitter signals, so that the service life can be improved. And can reduce the misjudgment of interference and improve the stability of operation.
參閱圖1,本發明熱插拔電路之一實施例,適用於提供一熱插拔電源至一熱插拔裝置(圖未示),並包含一電源端VCC、一接地端GND、一偵測模組2、一延遲模組3、一遲滯模組4,及一開關模組5。Referring to FIG. 1, an embodiment of the hot-swap circuit of the present invention is applicable to provide a hot-swap power supply to a hot-swap device (not shown), and includes a power terminal VCC, a ground terminal GND, and a detection Module 2, a delay module 3, a hysteresis module 4, and a switch module 5.
該偵測模組2用以接收一相關於該熱插拔裝置是否連接的連接信號,並將該連接信號進行濾波處理以輸出一連接狀態信號。The detection module 2 is used for receiving a connection signal related to whether the hot-plugging device is connected, and filtering the connection signal to output a connection status signal.
該偵測模組2包括一用以接收該連接信號的接收端21、一輸出該連接狀態信號的輸出端22、一兩端分別電連接該接收端21與該輸出端22的第一偵測電阻23、一兩端分別電連接該電源端VCC與該接收端21的第二偵測電阻24,及一兩端分別電連接該輸出端22與該接地端GND的偵測電容25。The detection module 2 includes a receiving end 21 for receiving the connection signal, an output end 22 for outputting the connection state signal, and a first detection for electrically connecting the receiving end 21 and the output end 22 respectively at both ends. A resistor 23, a second detection resistor 24 electrically connected to the power terminal VCC and the receiving terminal 21 at one end, and a detection capacitor 25 electrically connected to the output terminal 22 and the ground GND at both ends, respectively.
該延遲模組3電連接該偵測模組2,接收該連接狀態信號,並根據該連接狀態信號延遲輸出一連接穩定信號以消除信號突波。The delay module 3 is electrically connected to the detection module 2, receives the connection status signal, and delays and outputs a connection stability signal according to the connection status signal to eliminate a signal surge.
該延遲模組3包括一第一延遲電晶體31、一第二延遲電晶體32、一延遲電容33、一延遲二極體34、一第一延遲電阻35,及一第二延遲電阻36。The delay module 3 includes a first delay transistor 31, a second delay transistor 32, a delay capacitor 33, a delay diode 34, a first delay resistor 35, and a second delay resistor 36.
該第一延遲電晶體31具有一電連接該電源端VCC的第一端、一第二端,及一用以接收該連接狀態信號的控制端。於本實施例中,該第一延遲電晶體31為一P型金氧半場效電晶體(Metal-Oxide-Semiconductor Field-Effect Transistor,縮寫為MOSFET),且其第一端為源極(Source)、第二端為汲極(Drain)、控制端為閘極(Gate),但可依實際電路設計而搭配變化,並不限於此。The first delay transistor 31 has a first terminal, a second terminal electrically connected to the power terminal VCC, and a control terminal for receiving the connection status signal. In this embodiment, the first delay transistor 31 is a P-type Metal-Oxide-Semiconductor Field-Effect Transistor (abbreviated as MOSFET), and its first end is a source. The second terminal is the drain and the control terminal is the gate, but it can be changed according to the actual circuit design and is not limited to this.
該第二延遲電晶體32具有一電連接該第一延遲電晶體31之第二端的第一端、一電連接該接地端GND的第二端,及一用以接收該連接狀態信號的控制端。於本實施例中,該第二延遲電晶體32為一N型金氧半場效電晶體,且其第一端為汲極(Drain)、第二端為源極(Source)、控制端為閘極(Gate),但可依實際電路設計而搭配變化,並不限於此。The second delay transistor 32 has a first terminal electrically connected to the second terminal of the first delay transistor 31, a second terminal electrically connected to the ground terminal GND, and a control terminal for receiving the connection status signal. . In this embodiment, the second delay transistor 32 is an N-type metal-oxide half-field-effect transistor, and the first terminal is a drain, the second terminal is a source, and the control terminal is a gate. Gate, but can be changed according to the actual circuit design, and is not limited to this.
該延遲電容33具有一電連接該第一延遲電晶體31之第二端且用以輸出該連接穩定信號的第一端,及一電連接該接地端GND的第二端。The delay capacitor 33 has a first terminal electrically connected to the second terminal of the first delay transistor 31 and used to output the connection stable signal, and a second terminal electrically connected to the ground terminal GND.
該延遲二極體34電連接於該第一延遲電晶體31之第二端與該延遲電容33之第一端間,且具有一電連接該延遲電容33的陽極端,及一電連接該第一延遲電晶體31的陰極端。The delay diode 34 is electrically connected between the second terminal of the first delay transistor 31 and the first terminal of the delay capacitor 33, and has an anode terminal electrically connected to the delay capacitor 33 and an electrical terminal The cathode terminal of a delay transistor 31.
該第一延遲電阻35兩端分別電連接該延遲二極體34的該陽極端與該陰極端。The two ends of the first delay resistor 35 are electrically connected to the anode terminal and the cathode terminal of the delay diode 34 respectively.
該第二延遲電阻36電連接於該第二延遲電晶體32之第二端與該接地端GND間。The second delay resistor 36 is electrically connected between the second terminal of the second delay transistor 32 and the ground terminal GND.
該遲滯模組4電連接該延遲模組3,接收該連接穩定信號,並於進行遲滯處理後,輸出一開關信號。The hysteresis module 4 is electrically connected to the delay module 3, receives the connection stabilization signal, and outputs a switching signal after performing the hysteresis processing.
該遲滯模組4包括一運算放大器41、一第一遲滯電阻42、一第二遲滯電阻43、一第三遲滯電阻44,及一第四遲滯電阻45。The hysteresis module 4 includes an operational amplifier 41, a first hysteresis resistor 42, a second hysteresis resistor 43, a third hysteresis resistor 44, and a fourth hysteresis resistor 45.
該運算放大器41具有一用以接收該連接穩定信號的反向輸入端、一正向輸入端,及一用以輸出該開關信號的放大輸出端。The operational amplifier 41 has a reverse input terminal for receiving the connection stabilization signal, a forward input terminal, and an amplified output terminal for outputting the switching signal.
該第一遲滯電阻42具有一電連接該電源端VCC的第一端,及一第二端。The first hysteresis resistor 42 has a first terminal electrically connected to the power terminal VCC, and a second terminal.
該第二遲滯電阻43具有一電連接該第一遲滯電阻42之第二端的第一端,及一電連接該運算放大器41之正向輸入端的第二端。The second hysteresis resistor 43 has a first terminal electrically connected to a second terminal of the first hysteresis resistor 42 and a second terminal electrically connected to a positive input terminal of the operational amplifier 41.
該第三遲滯電阻44具有一電連接該第二遲滯電阻43之第二端的第一端,及一電連接該運算放大器41之放大輸出端的第二端。The third hysteresis resistor 44 has a first terminal electrically connected to the second terminal of the second hysteresis resistor 43 and a second terminal electrically connected to the amplified output terminal of the operational amplifier 41.
該第四遲滯電阻45具有一電連接該第一遲滯電阻42之第二端的第一端,及一電連接該接地端GND的第二端。The fourth hysteresis resistor 45 has a first terminal electrically connected to the second terminal of the first hysteresis resistor 42 and a second terminal electrically connected to the ground terminal GND.
該開關模組5電連接該遲滯模組4,接收該開關信號,並根據該開關信號輸出及不輸出該熱插拔電源。The switching module 5 is electrically connected to the hysteresis module 4, receives the switching signal, and outputs and does not output the hot-swap power according to the switching signal.
該開關模組5包括一開關電晶體51、一第一開關電阻52,及一第二開關電阻53。The switching module 5 includes a switching transistor 51, a first switching resistor 52, and a second switching resistor 53.
該開關電晶體51具有一電連接該電源端VCC的第一端、一用以輸出該熱插拔電源的第二端,及一用以接收該開關信號的控制端。The switching transistor 51 has a first terminal electrically connected to the power terminal VCC, a second terminal for outputting the hot-swap power supply, and a control terminal for receiving the switching signal.
於本實施例中,該開關電晶體51為一P型金氧半場效電晶體,且其第一端為源極(Source)、第二端為汲極(Drain)、控制端為閘極(Gate),但可依實際電路設計而有所變化,並不限於此。In this embodiment, the switching transistor 51 is a P-type metal-oxide half field effect transistor, and the first terminal is a source, the second terminal is a drain, and the control terminal is a gate ( Gate), but may vary depending on the actual circuit design, and is not limited to this.
該第一開關電阻52具有一電連接該電源端VCC的第一端,及一電連接該開關電晶體51之該控制端的第二端。The first switching resistor 52 has a first terminal electrically connected to the power terminal VCC, and a second terminal electrically connected to the control terminal of the switching transistor 51.
該第二開關電阻53兩端分別電連接該運算放大器41之放大輸出端及該開關電晶體51之控制端,該開關電晶體51之控制端經該第二開關電阻53接收該開關信號。The two ends of the second switching resistor 53 are respectively electrically connected to the amplification output terminal of the operational amplifier 41 and the control terminal of the switching transistor 51. The control terminal of the switching transistor 51 receives the switching signal via the second switching resistor 53.
參閱圖1、圖2~5,其中,波形91~94分別為該偵測模組2之輸出端22所輸出之該連接狀態信號、該延遲電容33之第一端所輸出之該連接穩定信號、該運算放大器41之放大輸出端所輸出之該開關信號、該開關電晶體之第二端所輸出之該熱插拔電源的電壓量測波形圖,且於垂直軸上,每格表示10伏特(V)。Referring to FIGS. 1 and 2 to 5, waveforms 91 to 94 are the connection status signal output from the output terminal 22 of the detection module 2 and the connection stabilization signal output from the first terminal of the delay capacitor 33, respectively. The voltage measurement waveforms of the switching signal output from the amplified output terminal of the operational amplifier 41 and the hot-swap power supply output from the second terminal of the switching transistor, and on the vertical axis, each division represents 10 volts (V).
實際使用時,以本實施例之電路架構作為說明,當該熱插拔裝置未插入連接時,該偵測電容25之第一端的電壓會經該第一偵測電阻23、該第二偵測電阻24而受該電源端VCC充電至高準位電壓,並於該輸出端22輸出為高準位電壓的該連接狀態信號。In actual use, the circuit architecture of this embodiment is used as an illustration. When the hot-swap device is not plugged in, the voltage of the first terminal of the detection capacitor 25 will pass through the first detection resistor 23 and the second detection circuit. The resistance 24 is measured to be charged to the high-level voltage by the power terminal VCC, and the connection state signal of the high-level voltage is output at the output terminal 22.
該延遲模組3的該第一延遲電晶體31之控制端、該第二延遲電晶體32之控制端接收為高準位電壓的該連接狀態信號,而使該第一延遲電晶體31不導通、該第二延遲電晶體32導通,如此,該延遲電容33的第一端會經該延遲二極體34、該第二延遲電晶體32、該第二延遲電阻36接地,而使其電壓降至低準位電壓,並輸出為低準位電壓的該連接穩定信號。The control terminal of the first delay transistor 31 and the control terminal of the second delay transistor 32 of the delay module 3 receive the connection status signal of a high level voltage, so that the first delay transistor 31 is not turned on. The second delay transistor 32 is turned on. In this way, the first terminal of the delay capacitor 33 is grounded through the delay diode 34, the second delay transistor 32, and the second delay resistor 36, so that the voltage drops. To the low level voltage and output the connection stabilization signal of the low level voltage.
該遲滯模組4的運算放大器41之反向輸入端接收為低準位電壓的該連接穩定信號,並於該放大輸出端輸出為高準位電壓的該開關信號,使該開關模組5的該開關電晶體51不導通,不輸出該熱插拔電源至該熱插拔裝置。The inverting input of the operational amplifier 41 of the hysteresis module 4 receives the connection stabilization signal of a low level voltage, and outputs the switching signal of a high level voltage at the amplified output terminal, so that the switching module 5 The switching transistor 51 is non-conductive and does not output the hot-swap power to the hot-swap device.
而當該熱插拔裝置插入連接時,會輸出為低準位電壓的該連接信號至該接收端21,如此,如圖2所示,該偵測電容25之第一端的電壓則會跟著降至低準位電壓,並於該輸出端22輸出為低準位電壓的該連接狀態信號。When the hot-swap device is inserted into the connection, the connection signal with a low level voltage is output to the receiving terminal 21, so as shown in FIG. 2, the voltage of the first terminal of the detection capacitor 25 will follow The voltage is reduced to a low level voltage, and the connection state signal of a low level voltage is output at the output terminal 22.
該延遲模組3的該第一延遲電晶體31之控制端、該第二延遲電晶體32之控制端接收為低準位電壓的該連接狀態信號,而使該第一延遲電晶體31導通、該第二延遲電晶體32不導通,如此,該延遲電容33的第一端會經該第一延遲電阻35、該第一延遲電晶體31電連接該電源端VCC,並如圖3所示,藉該電源端VCC將該延遲電容33的第一端之電壓逐漸充高至高準位電壓,並輸出為該連接穩定信號。The control terminal of the first delay transistor 31 and the control terminal of the second delay transistor 32 of the delay module 3 receive the connection state signal of a low level voltage, so that the first delay transistor 31 is turned on, The second delay transistor 32 is not conductive, so that the first terminal of the delay capacitor 33 is electrically connected to the power terminal VCC via the first delay resistor 35 and the first delay transistor 31, as shown in FIG. 3, The voltage of the first terminal of the delay capacitor 33 is gradually increased to a high level voltage by the power terminal VCC, and is output as the connection stabilization signal.
該遲滯模組4的運算放大器41之反向輸入端接收該連接穩定信號,並如圖4所示,於該連接穩定信號拉高至大於一高閾值電壓後,於該放大輸出端輸出低準位電壓的該開關信號,使該開關模組5的該開關電晶體51導通、該電源端VCC導通至該開關電晶體51之第二端以輸出該熱插拔電源至該熱插拔裝置(如圖5所示)。The inverting input terminal of the operational amplifier 41 of the hysteresis module 4 receives the connection stabilization signal, and as shown in FIG. 4, after the connection stabilization signal is pulled up to a high threshold voltage, a low accuracy is output at the amplification output terminal. The switching signal of the potential voltage causes the switching transistor 51 of the switching module 5 to be turned on and the power terminal VCC to be connected to the second terminal of the switching transistor 51 to output the hot-swap power supply to the hot-swap device ( (As shown in Figure 5).
參閱圖1、圖6~9,當該熱插拔裝置拔出而中斷連接時,該偵測電容25之第一端的電壓會再次經該第一偵測電阻23、該第二偵測電阻24而受該電源端VCC充電至高準位電壓,並於該輸出端22輸出高準位電壓,使該延遲模組3的該第一延遲電晶體31不導通、該第二延遲電晶體32導通,如此,該延遲電容33的第一端之電壓會經該延遲二極體34、該第二延遲電晶體32、該第二延遲電阻36接地,而使其電壓快速放電至低準位電壓,當該延遲電容33的第一端之電壓低至小於一低閾值電壓後,該遲滯模組4的運算放大器41之放大輸出端輸出高準位電壓,以使該開關模組5的該開關電晶體51不導通,並停止輸出該熱插拔電源,於圖9中可見,於實際應用上,由於該開關電晶體51之第二端會電連接至後續電路,因此,可視為電連接至一大型等效電容,導致該開關電晶體51雖已不導通,但該開關電晶體51之第二端的電壓仍然不會立即掉到低準位電壓,而是緩慢下降。Referring to FIGS. 1 and 6 to 9, when the hot-swap device is unplugged and disconnected, the voltage at the first end of the detection capacitor 25 passes through the first detection resistor 23 and the second detection resistor again. 24 and the VCC is charged to a high level voltage by the power terminal, and the high level voltage is output at the output terminal 22, so that the first delay transistor 31 of the delay module 3 is not turned on and the second delay transistor 32 is turned on In this way, the voltage at the first end of the delay capacitor 33 is grounded via the delay diode 34, the second delay transistor 32, and the second delay resistor 36, so that the voltage is quickly discharged to a low level voltage. When the voltage of the first terminal of the delay capacitor 33 is lower than a low threshold voltage, the amplified output terminal of the operational amplifier 41 of the hysteresis module 4 outputs a high level voltage, so that the switch of the switch module 5 is electrically powered. The crystal 51 does not turn on and stops outputting the hot-swap power supply. As can be seen in FIG. 9, in practical applications, since the second terminal of the switching transistor 51 is electrically connected to the subsequent circuit, it can be regarded as electrically connected to a Large equivalent capacitance, although the switching transistor 51 is no longer conductive, but Voltage of the second terminal of the switch transistor 51 is still low level voltage will not fall immediately, but decreased slowly.
參閱圖1、圖10~13,於該熱插拔裝置反覆插入拔除時,可由圖11中清楚看出該延遲電容33、該延遲二極體34慢充快放的功效,及由圖13中看出該開關電晶體51之第二端的電壓受大型等效電容的影響會先緩慢下降,接著,當該熱插拔裝置插入後,該熱插拔裝置上的電路會瞬間消耗大型等效電容上殘餘的電荷,因此波形快速降低至低準位電壓,並於該開關電晶體51導通後,再次輸出該熱插拔電源(高準位電壓)。Referring to FIG. 1 and FIGS. 10 to 13, when the hot-swap device is repeatedly inserted and removed, the effects of the slow capacitor 33 and the delay diode 34 on slow charging and fast discharging can be clearly seen in FIG. 11, as shown in FIG. 13. It can be seen that the voltage of the second terminal of the switching transistor 51 will slowly decrease first due to the effect of the large equivalent capacitor. Then, after the hot plug device is inserted, the circuit on the hot plug device will instantly consume the large equivalent capacitor Residual charges on the capacitor are quickly reduced to a low level voltage, and after the switching transistor 51 is turned on, the hot-swap power supply (high level voltage) is output again.
經由以上的說明,可將本實施例的優點歸納如下:Through the above description, the advantages of this embodiment can be summarized as follows:
一、藉由設置該偵測模組2將該連接信號進行濾波處理,可以承受快速熱插拔及訊號彈跳而造成的不穩定連續突波,而藉由設置該延遲模組3進行延遲輸出,可以藉由慢充效果達到消除信號突波的功效,藉由設置該遲滯模組4,當該連接穩定信號高於該高閾值電壓或低於該低閾值電壓時,該遲滯模組4所輸出之開關信號才會轉態,因此,可以有效防止如抖動訊號等雜訊造成的干擾誤判,藉由上述多層保護,可以有效防止因突波、雜訊、抖動訊號而造成元件損壞,故可提高使用壽命,並可減少干擾誤判,提升運行的穩定性。First, by setting the detection module 2 to filter the connection signal, it can withstand unstable continuous surges caused by fast hot plugging and signal bounce, and by setting the delay module 3 to delay output, The effect of eliminating the signal surge can be achieved by the slow charging effect. By setting the hysteresis module 4, when the connection stable signal is higher than the high threshold voltage or lower than the low threshold voltage, the hysteresis module 4 outputs The switching signal will only change state, so it can effectively prevent misjudgment caused by noise such as jitter signals. With the above-mentioned multi-layer protection, it can effectively prevent component damage due to surges, noise, and jitter signals, so it can improve Service life, and can reduce misinterpretation of interference and improve the stability of operation.
二、藉由設置該延遲電容33,並將該延遲電容33的電容值設計地較大,當該第一延遲電晶體31接收該連接狀態信號而導通時,需要一段時間才能使該延遲電容33的第一端充到高準位電壓,藉此,可以延遲一段時間才輸出該連接穩定信號,此是因為該熱插拔裝置在剛插入連接時容易有突波干擾,藉由延遲一段時間,可以等到該連接信號、該連接狀態信號穩定後才進行後續輸出,故能避免後續電路受到突波干擾而誤判甚至產生損害。2. By setting the delay capacitor 33 and designing a larger capacitance value of the delay capacitor 33, when the first delay transistor 31 is turned on after receiving the connection state signal, it takes a period of time to make the delay capacitor 33 The first terminal of the charger is charged to a high level voltage, so that the connection stabilization signal can be output after a delay. This is because the hot-swap device is prone to surge interference when it is just inserted into the connection. By delaying for a period of time, It can wait for the connection signal and the connection state signal to be stable before performing subsequent output, so it can avoid the subsequent circuits being misjudged or even damaged by the surge interference.
三、藉由設置該延遲二極體34,當該熱插拔裝置拔出而中斷連接時,該偵測模組2之輸出端22電壓回到高準位,該第二延遲電晶體32導通,該延遲電容33即可經由該延遲二極體34快速放電至該接地端GND,因此該延遲電容33之第一端可以快速回復到低準位電壓,並經該遲滯模組4使該開關電晶體51不導通且停止輸出該熱插拔電源,藉此,該熱插拔電路可以在該熱插拔裝置拔出後即快速中止輸出該熱插拔電源。3. By setting the delay diode 34, when the hot-swap device is unplugged and disconnected, the voltage at the output terminal 22 of the detection module 2 returns to a high level, and the second delay transistor 32 is turned on. The delay capacitor 33 can be quickly discharged to the ground terminal GND through the delay diode 34, so the first terminal of the delay capacitor 33 can quickly return to a low level voltage, and the switch is enabled by the hysteresis module 4. The transistor 51 is non-conductive and stops outputting the hot-swap power supply, whereby the hot-swap circuit can quickly stop outputting the hot-swap power supply after the hot-swap device is unplugged.
四、藉由設置該第二偵測電阻24、該第一開關電阻52,可以提供該第一延遲電晶體31之控制端、該第二延遲電晶體32之控制端、該開關電晶體51之控制端預設的電壓值,避免該第一延遲電晶體31之控制端、該第二延遲電晶體32之控制端、該開關電晶體51之控制端因空接而產生電壓浮動,導致異常的導通或不導通而產生誤判。4. By setting the second detection resistor 24 and the first switching resistor 52, the control terminal of the first delay transistor 31, the control terminal of the second delay transistor 32, and the switching transistor 51 can be provided. The voltage value preset at the control terminal prevents the voltage fluctuation of the control terminal of the first delay transistor 31, the control terminal of the second delay transistor 32, and the control terminal of the switching transistor 51 due to an idle connection, which causes abnormalities. Continuity or non-conduction leads to misjudgment.
綜上所述,故確實能達成本發明的目的。In summary, it can indeed achieve the purpose of the invention.
惟以上所述者,僅為本發明的實施例而已,當不能以此限定本發明實施的範圍,凡是依本發明申請專利範圍及專利說明書內容所作的簡單的等效變化與修飾,皆仍屬本發明專利涵蓋的範圍內。However, the above are only examples of the present invention. When the scope of implementation of the present invention cannot be limited by this, any simple equivalent changes and modifications made according to the scope of the patent application and the contents of the patent specification of the present invention are still Within the scope of the invention patent.
2‧‧‧偵測模組 2‧‧‧ Detection Module
21‧‧‧接收端21‧‧‧Receiver
22‧‧‧輸出端22‧‧‧output
23‧‧‧第一偵測電阻23‧‧‧first detection resistor
24‧‧‧第二偵測電阻24‧‧‧Second detection resistor
25‧‧‧偵測電容25‧‧‧detection capacitor
3‧‧‧延遲模組3‧‧‧ Delay Module
31‧‧‧第一延遲電晶體31‧‧‧First Delay Transistor
32‧‧‧第二延遲電晶體32‧‧‧second delay transistor
33‧‧‧延遲二極體33‧‧‧ delayed diode
34‧‧‧第一延遲電阻34‧‧‧First delay resistor
35‧‧‧第二延遲電阻35‧‧‧second delay resistor
36‧‧‧延遲電容36‧‧‧ Delay capacitor
4‧‧‧遲滯模組4‧‧‧ Hysteresis Module
41‧‧‧運算放大器41‧‧‧ Operational Amplifier
42‧‧‧第一遲滯電阻42‧‧‧The first hysteresis resistor
43‧‧‧第二遲滯電阻43‧‧‧second hysteresis resistance
44‧‧‧第三遲滯電阻44‧‧‧Third Hysteresis Resistor
45‧‧‧第四遲滯電阻45‧‧‧Fourth hysteresis resistance
5‧‧‧開關模組5‧‧‧Switch Module
51‧‧‧開關電晶體51‧‧‧Switching transistor
52‧‧‧第一開關電阻52‧‧‧The first switch resistance
53‧‧‧第二開關電阻53‧‧‧Second switch resistance
91~94‧‧‧波形91 ~ 94‧‧‧ waveform
VCC‧‧‧電源端VCC‧‧‧Power terminal
GND‧‧‧接地端 GND‧‧‧ ground terminal
本發明的其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中: 圖1是本發明熱插拔電路的一實施例的一電路圖; 圖2~5是該實施例於一熱插拔裝置插入連接時的量測波形圖; 圖6~9是該實施例於該熱插拔裝置拔除時的量測波形圖;及 圖10~13是該實施例於該熱插拔裝置反覆插入拔除時的量測波形圖。Other features and effects of the present invention will be clearly presented in the embodiment with reference to the drawings, in which: FIG. 1 is a circuit diagram of an embodiment of a hot-swap circuit of the present invention; and FIGS. A measurement waveform diagram of a hot-swap device when plugged in; Figures 6-9 are measurement waveform diagrams of the embodiment when the hot-swap device is removed; and Figures 10-13 are examples of the hot-swap device in the embodiment Measurement waveforms when the device is repeatedly inserted and removed.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW105139185A TWI625938B (en) | 2016-11-29 | 2016-11-29 | Hot swap circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW105139185A TWI625938B (en) | 2016-11-29 | 2016-11-29 | Hot swap circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI625938B TWI625938B (en) | 2018-06-01 |
| TW201820787A true TW201820787A (en) | 2018-06-01 |
Family
ID=63255715
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW105139185A TWI625938B (en) | 2016-11-29 | 2016-11-29 | Hot swap circuit |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI625938B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113448905A (en) * | 2021-06-13 | 2021-09-28 | 苏州浪潮智能科技有限公司 | Equipment hot adding method, system, equipment and medium |
| CN113806272A (en) * | 2021-10-20 | 2021-12-17 | 深圳创维-Rgb电子有限公司 | Circuit, control method and electronic device supporting serial port hot swap |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5978192A (en) * | 1997-11-05 | 1999-11-02 | Harris Corporation | Schmitt trigger-configured ESD protection circuit |
| TWI371909B (en) * | 2007-12-28 | 2012-09-01 | Ind Tech Res Inst | Dc/ac reference modulation circuit with feedforward compensation scheme |
| TWI452808B (en) * | 2010-08-18 | 2014-09-11 | Chung Ming Young | A method and apparatus for applying a DC side injection compensation to an eighteen pulse wave AC / DC converter |
-
2016
- 2016-11-29 TW TW105139185A patent/TWI625938B/en active
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113448905A (en) * | 2021-06-13 | 2021-09-28 | 苏州浪潮智能科技有限公司 | Equipment hot adding method, system, equipment and medium |
| CN113448905B (en) * | 2021-06-13 | 2023-01-06 | 苏州浪潮智能科技有限公司 | Method, system, device and medium for hot adding of equipment |
| CN113806272A (en) * | 2021-10-20 | 2021-12-17 | 深圳创维-Rgb电子有限公司 | Circuit, control method and electronic device supporting serial port hot swap |
| CN113806272B (en) * | 2021-10-20 | 2024-05-28 | 深圳创维-Rgb电子有限公司 | Circuit, control method and electronic device supporting serial port hot plugging |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI625938B (en) | 2018-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107589340B (en) | Load insertion detection circuit, plug-in port and electric appliance | |
| US20140300406A1 (en) | Inrush current control circuit | |
| CN101656414A (en) | Power protection device | |
| US10009029B1 (en) | Interface control circuit to match voltage levels between USB devices upon connection | |
| CN103604975A (en) | An anti-interference low-voltage detection circuit | |
| CN103309247A (en) | Power supply control circuit and electronic device | |
| TW201820787A (en) | Hot swapping circuit performs multi-layered protection by disposing the detection module, the delay module, and the hysteresis module | |
| US10389228B1 (en) | Power supply circuit with surge-supression | |
| CN106033240A (en) | Interface power supply circuit | |
| CN105867523B (en) | Discharge circuit and main board using the discharge circuit | |
| CN104252216B (en) | Anticreep USB power supply circuits | |
| CN109327057B (en) | Charging circuit system and temperature protection circuit therein | |
| CN106877283A (en) | An electronic device and its power supply protection circuit | |
| US20150036249A1 (en) | Protection circuit for power supply unit | |
| US20200235569A1 (en) | Internal voltage-canceling circuit and usb device using the same | |
| CN108572936B (en) | USB interface control circuit | |
| CN107147284A (en) | A kind of protection circuit and electric power system | |
| CN106033884B (en) | DC power control system and circuit | |
| CN102751709A (en) | Protection circuit | |
| CN104424039A (en) | Protecting circuit | |
| TWI709300B (en) | Overvoltage protection circuit and method thereof | |
| CN105824382B (en) | The electronic device of USB power supply circuits and the application circuit | |
| CN107728700A (en) | Electronic equipment | |
| US20140300405A1 (en) | Inrush current control circuit | |
| CN112017579A (en) | Display device and driving system thereof |