[go: up one dir, main page]

TW200929358A - Method of manufacturing semiconductor device, apparatus for manufacturing semiconductor device, control program, and program storage medium - Google Patents

Method of manufacturing semiconductor device, apparatus for manufacturing semiconductor device, control program, and program storage medium Download PDF

Info

Publication number
TW200929358A
TW200929358A TW097130967A TW97130967A TW200929358A TW 200929358 A TW200929358 A TW 200929358A TW 097130967 A TW097130967 A TW 097130967A TW 97130967 A TW97130967 A TW 97130967A TW 200929358 A TW200929358 A TW 200929358A
Authority
TW
Taiwan
Prior art keywords
film
pattern
layer
semiconductor device
manufacturing
Prior art date
Application number
TW097130967A
Other languages
Chinese (zh)
Other versions
TWI389202B (en
Inventor
Koichi Yatsuda
Eiichi Nishimura
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200929358A publication Critical patent/TW200929358A/en
Application granted granted Critical
Publication of TWI389202B publication Critical patent/TWI389202B/en

Links

Classifications

    • H10P50/73
    • H10P76/4085
    • H10P76/4088

Landscapes

  • Drying Of Semiconductors (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

To provide a method of manufacturing a semiconductor device, an apparatus for manufacturing a semiconductor device, a control program and a program storage medium, which are capable of simplifying the manufacturing process, reducing manufacturing costs and improving productivity in comparison with conventional methods. A manufacturing method including a deposition step in which an SiO2 film 104 is deposited on a pattern of a photoresist 103, an etching step in which the SiO2 film 104 is etched so as to remain only on the side walls of the pattern composed of the photoresist 103, and a step in which the pattern composed of the photoresist 103 is removed, thereby forming a pattern composed of the SiO2 film 104.

Description

200929358 九、發明說明: 【發明所屬之技術領域】 【0001】 、本發明係關於一種半導體裝置之製造方法、丰莫 造裝置、㈣程纽减記麟體,祕絲 1之製 ,光阻之第i圖案,使基板上之祕刻層影而 製造半導财置。 w挪碼既&圖案,以 【先前技術】 ©【0002】 自以往,在半導體裝置等製程中,對半導體 電漿侧等餘刻處理,以形成微細之電路 各種之=影步驟中為對應形成之圖案之細微化,已研發有 =技術。其中之’所謂雙重圖案化。此雙重圖案 行第1遮罩職形成步驟與進行於此第 ϋ ⑩1形)成侧遮罩時更微細之間隔之侧遮罩(參照例如專利文i 【0004】 ,,利用使用例如Si〇2膜或蝴4膜等作為膜,於 -圖案,兩侧侧壁部分形成遮罩而加以使用之㈣轉' S1de waH transfer) *即可以較最初使光阻膜曝光、顯影而光 進行_化。亦即以此方法,首先使用光200929358 IX. Description of the Invention: [Technical Field of the Invention] [0001] The present invention relates to a method for manufacturing a semiconductor device, a device for abundance, a device for (4) a circuit of a New Zealand, a system of a silk thread 1, a photoresist The i-th pattern creates a semi-conducting layer by making a layer of shadow on the substrate. wNove code both & pattern, [previous technique] © [0002] Since the past, in the semiconductor device and other processes, the semiconductor plasma side and the like are processed to form a fine circuit. The miniaturization of the formed pattern has been developed with = technology. Among them is the so-called double patterning. This double pattern line is formed by a side mask having a finer interval between the first mask forming step and the side mask (see, for example, Patent Document i [0004], using, for example, Si〇2 A film or a butterfly film or the like is used as a film, and a mask is formed on both side wall portions in the pattern, and the film is used. (4) Turning to 'S1de waH transfer' * The photoresist film can be exposed and developed to lightly. In this way, first use light

ί糸Ϊ嘴餘刻,以使_4顧殘留於⑽2 膜之側土邻刀”後猎由濕蝕刻去除Si02膜,以苴餘之Si N膜 為遮罩進行下層之钕刻。 2 m Sl3;N4M 200929358 【0005】 浙中且f時需以較低溫成膜’如此以低溫成膜之技 術中已知錯由以加熱觸媒體活化成膜氣體之化學氣相積進 之方法(參照例如專利文獻2。)。 +乱相此積進仃 【專利文獻1】日本特開2007 — 027742號公報 【專利文獻2】日本特開2〇〇6一 179819號公報 【發明内容】 登·盟遗欲解決之譯擷 【0006】 本增加,Ϊ產有f步驟數多’步驟複雜化’製造成 有乾娜與触_成為步驟煩雜化之要因。 之製知ί事,本發明希望能提供-種半導體裝置 =往相比可實現步驟簡:以成控本= ❹ Μ·&蓮題之手段 【0008] 申請專利範圍第1項係—絲α 光阻膜曝光、顯影而得之光阻+導=置之製造方法,根據使 成既定圖案,以製造半導體裝乐1圖案蝕刻基板上之被蝕刻層 成膜步驟’在該光阻之第願f特徵在於包含以下步驟: _步驟,働m Si〇2膜以^使叫膜成膜; 之侧壁部;及 、使其僅殘留於該光阻之第1圖案 第2圖案形成步驟,去& 之第2圖案。 除該先阻之第1圖案以形成該聊2膜 [0009] 200929358 之製Γίί利f中圍=請專利範圍第1項之半導體裝置 沉積進行該成膜3加_雜使細氣航化之化學氣相 【0010】 裝置:is;圍第1或2項之半導體 案並_下層之修整該光阻 之半係專利範圍第1至3項中任一項 第2圖案為遮罩之石^在,2圖案形成步驟後,以該 【0012】 彳下層之石夕層、氮化矽層或氧氮化矽層。 裝置圍係如中請專利範圍第1或2項之半導體 ^第2 含以下步驟:在該第2圖案形成步驟後, 下層之無機材料所構成之抗反射膜此 ί^ί^、、、機材4構成之抗反射膜下層之有機膜。 之製ϋΐ利係如申請專利範圍第5項之半導體裳置 〇糸Ϊ 糸Ϊ 余 , , , 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾 顾N4M 200929358 [0005] In the middle of Zhejiang and f, it is necessary to form a film at a lower temperature. The method of forming a film at a low temperature is known as a method of activating the chemical vapor deposition of a film forming gas by heating a contact medium (refer to, for example, a patent). [2] [2] [Japanese Patent Laid-Open No. 2007- 027742] [Patent Document 2] Japanese Patent Laid-Open Publication No. Hei. No. Hei. The translation of the solution [0006] This increase, the production of f-number of steps is more 'step complication' is made into a genius and touch _ become the cause of the cumbersome steps. The invention hopes to provide Semiconductor device = can be compared to the simple steps: to control the book = ❹ & · & lotus method [0008] Patent application range 1 - silk alpha resist film exposure, development of the photoresist + a manufacturing method of guiding = placing a substrate in accordance with a predetermined pattern to fabricate a semiconductor device 1 pattern The film forming step of the etched layer is characterized in that the photoreceptor f is characterized by the following steps: _step, 働m Si〇2 film is used to form a film; side wall portion; and The second pattern forming step of the first pattern remaining in the photoresist is performed, and the second pattern is removed. The first pattern of the first resist is formed to form the second film [0009] 200929358 Γ ίί利 f中围 = please The semiconductor device of the first aspect of the patent is deposited to carry out the film formation and the chemical vapor phase of the gasification of the fine gas [0010] device: is; the semiconductor case of the first or second item and the lower layer of the photoresist The second pattern of any one of the first to third aspects of the patent range is the stone of the mask, after the pattern forming step, the layer of the enamel layer, the tantalum nitride layer or the oxygen nitrogen of the [0012] layer The semiconductor layer of the device is in the first step or the second aspect of the invention. The second step includes the following steps: after the second pattern forming step, the anti-reflection film composed of the inorganic material of the lower layer is ί^ί^ , and the organic film of the lower layer of the anti-reflection film composed of the machine material 4. The system is made of the semiconductor device of the fifth item of the patent application scope.

« ^ 8ρώ 〇η #'TS〇G« ^ 8ρώ 〇η #'TS〇G

Oxide)膜、咖膜^之任—者。(低㈣化物’ LGW 了卿崎比 【0014】 申請專利範圍第7項係一種半導體f詈制生 侧層成既定難以製造轉“置^特徵在於匕Oxide) film, coffee film ^ -. (Low (four) compound' LGW has a clearer than the [0014] patent application scope item 7 is a semiconductor f詈 production side layer into a certain difficult to manufacture turn "set ^ characteristics in 匕

Hit步^形成光阻所構成之複數的線狀第1圖案; ί、t膜步驟’在該第1圖案上使SiOW成膜; 圖案^壁ί刻步驟’綱該Si〇2膜以使其僅殘留於該光阻之第1 7 200929358 圖案; 成層; 第2圖案形成步驟,去除該第丨圖案以形成該&amp;〇 第2蝕刻步驟,以該第2圖案為遮罩蝕刻下層之第1 '2獏之第2 遮罩構 第3圖案形成步驟,沿與該第}圖案垂直之 複數的線狀圖案所構成之第3圖案; 向形成光阻之 第2成膜步驟,在該第3圖案上使別〇2膜成膜. 第3侧步驟,餘刻該Si〇2膜以使其僅殘於兮 壁部; 孩第3圖案側 案;第4圖案形成步驟’去除該第3 _以形成該岭膜第4 第4侧步驟,以該第4圖案及該第 侧下層之第2遮罩構成層;及 早顺層為遮罩’ 第5侧步驟’以該第i遮罩構成層與 遮罩,在該被姓刻層上形成洞狀。 %卓構成層為 【0015】 申請專利範圍第8項係如φ請補範财7項 ,造方法,其中該第i及第2成膜步驟,藉由以加置 成膜氣體活化之化學氣相沉積進行。 ’、、、觸媒體使 ❿【0016】 申請專利範圍第9項係如申請專利範圍第7或8 裝置之製造方法’其中包含以下步驟: 半導體 在該第1成膜步驟前,修整該第i圖案並 料所構成之抗反射膜;及 Γ,之有機材 找第2成膜步驟前,修整該帛3贿並侧下 料所構成之抗反射膜。 &lt;有機材 【0017】 ❹ 圖 200929358 申請專利範圍第ίο項係如申請專利範 之半導體裝置之製造方法,其中該第i 項中任-項 該第2遮罩構成層係由氮化销構成;^構成層係㈣所構成, 【0018】 U梅請第11項係—種半導體裝置之 板上之被侧層成既定《案以製造轉辭置,’餘刻基 處理腔室,用財_基板;顿裝置其特姑於包含: 體供給機構,供給處理氣體至該處理腔室内 Ο ❹ 。項中任—項之半導體裝置之製造方法申'專利圍第1至 【0019] :請專利範圍第12項係一種控制程式,特徵在於 t執行時控制半導體裝置之製造裝置,俾使進行如ΐίΐί動 1G㈣任—奴料置之^= 範 動作式記憶雜’記憶有在電腦上 之製造4 於?㈣程式執行時控财導體裝置 導體巾請專利範㈣1至1G射任—項之半 【0021】 製造種半導體裝置之製造方法、半導體裝置之 略化與製“本巧力;ίί她可實現步驟簡 【實施方式】 1¾¾¾之i:佳形能 【0022】 以下參照圖式朗關於本發明之—實施形態。 200929358 【0023】 圖1示意顯示經放大之依本發明第丨實施形態之半導體晶圓 之一部分,顯示依第1實施形態之半導體裝置製造方法之步g。 如圖1 (a)所示,此第1實施形態中係將有機材料所構成之抗反 射膜(BARC) 102形成在作為其目的在於圖案化之被餘刻層之多 晶矽層ιοί上’並於此抗反射膜(BARC) 102之上形成光阻1〇3。 光阻103係藉由曝光、顯影步驟而被圖案化,具有既定形狀之圖 案。又,於圖1顯示1〇〇係設於多晶矽層1〇1下侧之基底層。 【0024】 -曰Hit step ^ forms a plurality of linear first patterns formed by photoresist; ί, t film step 'forms SiOW on the first pattern; pattern 壁 etch steps to make the Si 〇 2 film Remaining only in the first 7 200929358 pattern of the photoresist; forming a layer; a second pattern forming step of removing the second pattern to form the second etching step, wherein the second pattern is the first layer of the mask etching lower layer a second pattern forming step of the second mask structure of the second layer, a third pattern formed by a plurality of linear patterns perpendicular to the pattern, and a second film forming step for forming a photoresist, the third film forming step The film is formed on the pattern. In the third step, the Si〇2 film is left to be left only in the wall portion; the third pattern side case is formed; and the fourth pattern forming step is to remove the third sheet _ In the fourth fourth step of forming the ridge film, the fourth pattern and the second mask of the first lower layer form a layer; and the early layer is a mask 'the fifth side step' to form the layer with the ith mask With the mask, a hole is formed in the layer of the surname. The % composition layer is [0015]. The eighth item of the patent application scope is φ, please fill in the formula, and the manufacturing method, wherein the i-th and second film-forming steps are performed by the chemical gas activated by the addition of the film forming gas. Phase deposition proceeds. ', , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , The anti-reflection film composed of the pattern is mixed; and the organic material is trimmed and the anti-reflection film formed by the side-cutting is trimmed before the second film forming step. < </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; ^Composed of the layer system (4), [0018] U Mei please the eleventh item - the side layer of the semiconductor device is formed into the established "the case to create a transfer," the remaining base processing chamber, with money _ The substrate device includes a body supply mechanism for supplying a processing gas into the processing chamber. The manufacturing method of the semiconductor device of any one of the items is called 'Patent Enclosure No. 1 to [0019]: The twelfth item of the patent scope is a control program characterized in that the manufacturing device of the semiconductor device is controlled during execution, such as ΐίΐί Move 1G (4) Ren - slave material set ^ = Fan action memory miscellaneous 'memory has been manufactured on the computer 4 to? (4) program execution control money conductor device conductor towel please patent van (four) 1 to 1G shot - half of the item [0021 Manufacture method of manufacturing semiconductor device, simplification and manufacture of semiconductor device, "this skill"; ίί she can realize the steps simplification [embodiment] 13⁄43⁄4 i: good shape energy [0022] The following is a reference to the present invention - Embodiments 200929358 [0023] Fig. 1 is a view showing a portion of a semiconductor wafer according to an embodiment of the present invention, which is enlarged, showing step g of the semiconductor device manufacturing method according to the first embodiment. As shown in the first embodiment, an anti-reflection film (BARC) 102 made of an organic material is formed on the polycrystalline layer ιοί which is a patterned layer of the remaining layer. A photoresist 1 〇 3 is formed on the (BARC) 102. The photoresist 103 is patterned by exposure and development steps, and has a pattern of a predetermined shape. Further, in Fig. 1, it is shown that the ruthenium is provided on the polysilicon layer. 1 base layer on the lower side. [0024] - 曰

圖1 (b)顯示修整上述光阻1〇3使線寬變細並使抗反射膜 (BARC) 102蝕刻之狀態。此進行光阻1〇3之修整及抗反射膜 (BARC) 102之姓刻之步驟’可藉由使用例如氧氣電漿等之電衆 餘刻進行。 【0025】 其次’如圖1 (c)所示使Si〇2膜104成膜。此成膜步驟中, f在光阻103上成膜,而光阻103通常一旦暴露在高溫下即會發 生傾倒,,不耐高溫,故宜在低溫(例如約30CTC以下)中成膜。 可藉由以加熱觸媒體活化成膜氣體之化學氣相沉積進行。 &amp;囪其^ ’如圖1 (d)所示’姓刻Si〇2膜104,Si〇2膜104呈僅 ^於光阻103圖案之侧壁部之狀態。此蝕刻可使用例如CF4、 處' CHsF、CH2F2等CF系氣體與&amp;氣體等之混合氣體 『需將氧氣添加於此混合氣體中之氣體等進行。 阻ΐοΐ次’如圖1 (e)所示,藉由使用氧氣電漿之灰化等去除光 【⑻圖案’形成殘留於側壁部之Si02膜104所造成之圖案。 200929358 罩,钱刻Si〇2膜104所造成之圖案為遮 行。 ^日曰曰。此蝕刻可使用例如HBr氣體等進 【0029】 糾iif第1實施形態在不使用犠牲膜之情形下即可藉由SWT 法开 &gt;成被細之圖案。且於步驟途Φ _ 邱菇士弘处+丨也 歹鄉迷甲不進订濕餘刻’钱刻步驟可全 製造成本之降低,可實現生產力之it 了貫現步驟間略化與 【0030】 ❹ ❹ 4、时上’以顯示於圖1 (C)之步驟並藉由以加熱觸媒體、知μ 成膜氣體之化學氣相沉積,使厚度約35nm之叫膜刚胺 之上部電極與下部給高頻電力以進行電 水钱刻之裝置,以下舰件進行各步驟之侧時,可圖 = 石夕層101 (厚度約100nm (基底層為氧化膜))為良好之形夕。日日 凰丄光阻103、抗及射膜102之姓玄,| 0 蝕刻氣體:02 (374sccm) 壓力:13.3Pa (lOOmTorr) 電力:600W (上部)/30W (下部) 遥丄iiljSiO,膜104之鈕糾 姓刻氣體.AJ/C4F8 (500sccm/20sccm) 壓力:5.3Pa (40mTorr) 電力:600W (上部)/100W (下部)Fig. 1(b) shows a state in which the above-mentioned photoresist 1〇3 is trimmed to make the line width thin and the anti-reflection film (BARC) 102 is etched. The step of trimming the photoresist 1 〇 3 and the step of etching the anti-reflective film (BARC) 102 can be carried out by using an electric power such as oxygen plasma. Next, the Si〇2 film 104 is formed into a film as shown in Fig. 1(c). In this film forming step, f is formed on the photoresist 103, and the photoresist 103 is usually thrown down when exposed to a high temperature, and is not resistant to high temperatures, so it is preferable to form a film at a low temperature (e.g., about 30 CTC or less). This can be carried out by chemical vapor deposition of a film-forming gas by heating the contact medium. As shown in Fig. 1 (d), the "Si 2 film 104 is formed, and the Si 2 film 104 is in a state of only the side wall portion of the pattern of the photoresist 103. For the etching, for example, CF4, a mixed gas of a CF-based gas such as 'CHsF, CH2F2, and a gas such as &amp; gas, and a gas to be added to the mixed gas may be used. As shown in Fig. 1(e), the pattern formed by the SiO2 film 104 remaining on the side wall portion is removed by ashing or the like using oxygen plasma. 200929358 Cover, money engraved Si〇2 film 104 caused by the pattern is obscured. ^Day. For this etching, for example, HBr gas or the like can be used. [0029] In the first embodiment, the SWT method can be used to form a thin pattern without using a smear film. And in the way Φ _ 邱 士 弘 弘 丨 丨 丨 丨 丨 歹 歹 歹 歹 歹 歹 歹 歹 歹 歹 歹 歹 不 不 不 不 ' ' ' 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱 钱❹ ❹ 4, 上上' is shown in Figure 1 (C) and by chemical vapor deposition by heating the medium, knowing the film forming gas, the upper electrode of the film is about 35nm thick and In the lower part, the device for high-frequency power is used for electric water engraving. When the following ship parts are on the side of each step, it can be seen that the stone layer 101 (thickness about 100 nm (the base layer is an oxide film)) is a good shape. Day 丄 丄 103 103, anti-and film 102 surname Xuan, | 0 Etching gas: 02 (374sccm) Pressure: 13.3Pa (lOOmTorr) Power: 600W (upper) / 30W (lower) Remote 丄 iiljSiO, film 104 The button is corrected for gas. AJ/C4F8 (500sccm/20sccm) Pressure: 5.3Pa (40mTorr) Power: 600W (upper) / 100W (lower)

•SXI1I多晶矽層101之飩玄1丨 主蚀玄!T 姓刻氣體:HBr/〇2 (400sccm/2sccm) 壓力:4.0Pa (30mTorr) 電力:200W (上部)/150W (下部) 過姓玄1丨 姓刻氣體:HBr/02 (934sccm/4sccm) 11 200929358 壓力·· 20.0Pa (15〇mTorr) 電力:650W (上部)/2〇〇w (下部) 【0031】 圖2顯示在上述之第1實施形態中,多晶矽層1〇1與抗反射 膜(BARC) 102之間形成有其他膜,例如膜12〇之第2實 Ο 〇 施形態半導體裝置製程。此第2實施形態之情形與圖丨所示之第i 實施形態之情形相同地,進行圖2 (a)〜(e)之步驟。又,其後 以Si〇2膜104所造成之圖案為遮罩,钱刻下層之膜12〇( , 以此別sN4膜120等為遮罩蝕刻多晶矽層1〇1 (g)。又,在圖2 亦可不使用幻3风膜120而代之以SiON (氧氮化石夕)膜。 圖3_顯示第3實施形態半導體裝置製造方法之步驟。如圖3 U)所不’此第3實施形態中由例如氧化膜、氮化膜、多晶 所構成,於其目的在於圖案化之被蝕刻層131上形成有機膜, 形成S0G膜(或LT0膜)133作為由無機材料 所構成之抗反射膜,於此s〇G膜(或LT〇膜)133上 134。光㈣4係藉由曝光、顯影步_ = 形狀之圖案。 取芍吳有既疋 【0033】 圖3 (b)顯示修整上述光阻134以使線寬變細之 。 此光阻134之步驟,可藉由例如使用氧氣電聚等 ^ ^正 ^:此修整步麵應输行,絲134為所寬= 【0034】 為了2所示’使⑽2膜135成膜。此成膜步驟中, i成膜’如前述,宜在低溫(例如約30()。〇^ 行成膜’可猎由以加熱觸媒體活化成膜氣體之化學氣相沉積^ 12 【0035】 200929358 其次,如圖3 (d)所示’蝕刻Si〇2膜135,呈Si〇2膜135僅 殘留於光阻134圖案侧壁部之狀態。此蝕刻可使用例如CF4、c4F8、 CHF3、CH#、CH#2等CF系氣體與Ar氣體等之混合氣體或 所需添加氧氣於此混合氣體中之氣體等進行。 … 【0036】 其次如圖3 (e)所示,藉由使用氧氣電漿之灰化等,去除 阻134之圖案,形成殘留於侧壁部之以〇2膜135所造成之圖^ 【0037】 其後’如圖3 (f)所示,以上述Si〇2膜135所造成之圖案為 ❹遮罩,蝕刻下層之S0G膜且如圖3(^)所&gt;示'、、, 钱刻下層之有機膜132。又,隔著包含經圖案化之有機膜132之'遮 罩蝕刻下層之被姓刻層131。此時被餘刻層131除多晶矽等外亦可 為氧化膜、氮化膜等無機材料所構成之膜。又,S〇(3膜(或LT〇 膜)133之蝕刻可使用前述CF系氣體等所構成之混合氣體進行, 有機膜132之蚀刻可使用氧或氮等氣體進行。 【0038】 圖4顯示不形成上述第3實施形態中s〇G膜(或LTO膜) 133而代之以Si0N膜140以作為抗反射膜之第4實施形態半導體 裝置之製程。此第4實施形態之情形與圖3所示之第3實施形熊 之情形下圖3 (a)〜(g)之步驟相同地,進行圖4 (a)〜了 之步驟。 【0039】 产其次參照圖6至10説明關於第5實施形態。如圖6(a)所示, 此第5實施形態中,於作為其目的在於圖案化之被姓刻層之氡化 矽層500上’形成作為第2遮罩構成層之氮化矽層5〇1。於此氮化 =層501上’形成作為第1遮罩構成層之非晶矽層5〇2。此非晶矽 =02亦可為多晶石夕層。於此非晶石夕層5〇2上,形成有機材料所 構成之抗反射膜(BARC) 503。又,於此抗反射膜(BARC) 5〇3 上形成光阻504。光阻504係藉由曝光、顯影步驟而被圖案化,具 13 200929358 有複數線形之既定圖案(第1圓案)。此光阻5〇4之線形 寬度(線寬)為6— ’線與線之間之間隔為—m等。 圖6⑻顯示修整上述光阻5〇4使線寬變細(例 〇 且姓刻抗,射膜(BARC) 503之狀態。進行此光阻撕之修整及 之蝴之步驟,可藉由使用例如氧氣電聚 【0041】 其次,如圖6 (c)所示,進行在光阻5〇4上 膜之第1成膜步驟。此成膜步驟與前述實施形態J目“膜3 力 觸『體活化成膜氣體之化學氣相沉積等進行。 曰 其次’如圖6(d)所示,進行第丨蝕刻步驟,蝕 ;進氣:等之齡氣體或因應所需添“合二== 【0043】 其次’進行第2圖案形成步驟,如# ❹氧氣«之灰化等去除光阻5()4 = (^所不’猎由使用 膜奶所造成之圖案(第2圖案)圖進案留^則壁部之_ 膜5〇5所造成之圖案為遮罩,丄:刻步驟’以此_ ,=】可使用例如™Γ氣體等騎 晶石夕層5〇2 藉由以上步^f圖所7^=餘刻^罩使用之Si〇2膜505。 於此等非晶石夕層502之間,間隔例如3〇啦), 又,圖6⑺係圖7之以單化石夕層501呈露出之狀態。 早點鏈線顯不之A剖面之剖面圖。 14 200929358 【0045】 其次,進行第3圖案形成步驟,自上述圖6 (f)之狀態,如 圖8 (Bl)、(C1)所示,形成抗反射膜(BARC) 513,於其上 形成藉由塗布、曝光、顯影步驟而圖案化之光阻514(第3圖案)。 此光阻514係與圖7所示之線狀之非晶矽層502垂直之方向之線 狀圖案’例如線之寬度(線寬)為6〇nm,線與線之間之間隔為6〇nm 之圖案所構成。又,於圖8之左側,顯示後述圖9所示之平面圖 中之B剖面’於圖8之右側顯示c剖面。 【0046】 ❹ 、圖8 (B2)、(C2)顯示修整上述光阻514以使線寬變細(例 如為30nm),且蝕刻抗反射膜(BARC) 513 阻5M之修整及抗反射獏(謹c) 513之侧之=, 用例如氧氣電漿等之電漿蝕刻進行。 【0047】 其次進行第2成膜步驟,如圖8(B3)、(C3)所示使 步雜前職施賴_,齡關如加熱 觸媒體活化成膜氣體之化學氣相沉積等進行。 [0048] ⑽膜其&amp;進行刻步驟,如圖8 (Β4)、⑽所示钮刻 雜2此㈣τ你田\〇2膜515僅殘留於光阻514圖案之側壁部之狀 。此蝕刻可使用例如 CF4、c4F8、chf3、CH3F、CH2F2 等 CF ί 等之混合氣體或因應所需添加氧氣於此混合氣體ί 【0049】 其次進行第4圖案形成步驟 =二^=案,形=二藉 15 【0050】 200929358 其次進行第4綱步驟,如圖8(β _ . 膜5〗5所造成之圖案及非晶砍為 )所示以Si〇2 氮化矽層5G1之韻刻可使用例如刻氮鱗層50卜 合氣射之氣體等進行。錄態下,如氧氣於此混 上觀察半導體晶圓時,形成線狀之⑽圖9 示,呈自 由在此線狀之恥2膜515之間矩形 ^5^^切層500 形露出之區域之狀態。 非日一層5G2所包圍,呈矩 【0051】 ❹ 其次進行第5蝕刻步驟,如圖1〇所去 晶矽層502及氮化石夕声501兔说罢紅㈠^除8102膜515並以非 牛驟以、上回t夕曰5〇1為遮罩’钱刻氧化石夕層500。藉由以上 i ,石夕晶圓w表面露出於氧化石夕層之洞 剖面圖,圖10⑷係沿圖10 (a)所示之單點鏈i 【0052】 案。依上述第5實施形態可形成例如i邊為3〇nm等之微細洞狀圖 【0053] 圖5係示意顯示用以實施上述半導體裝置製造方法之半導體 裝置之製造裝置構成一例之頂面圖。於半導體裝置之製造裝置1 中央部分,設有真空輸送腔室10,沿此真空輸送腔室10於其周圍 配置有複數(本實施形態中為6個)之處理腔室η〜16。在此等 處理腔室内部,可進行電漿蝕刻及以加熱觸媒體活化成膜氣體 化學氣相沉積。 【0054】 於真空輸送腔至10之近月ίι側(圖中下侧),設有二真空預備 至Η,於此等真空預備室17之更近前側(圖中下侧),設有用以 在大氣中輸送基板(本實施形態中為半導體晶圓W)之輸送腔室 16 200929358 18、。且於輸送腔室18之更近前側(圖中下側),設有配置有可收 納複數片半導體晶圓琛之基板收納殼體(匣盒或箍)之複數(圖 5中為3個)之載置部19 ’於輸送腔室18之側方(圖中左側)設 『面或是藉由凹口彳貞測半導體晶圓W位置之定向機構20。• SXI1I polycrystalline germanium layer 101 饨 丨 1丨 main eclipse! T Name engraved gas: HBr / 〇 2 (400sccm / 2sccm) Pressure: 4.0Pa (30mTorr) Power: 200W (upper) / 150W (lower)丨 gas: HBr/02 (934sccm/4sccm) 11 200929358 Pressure · 20.0Pa (15〇mTorr) Power: 650W (upper) / 2〇〇w (lower) [0031] Figure 2 shows the first in the above In the embodiment, another film is formed between the polysilicon layer 1〇1 and the antireflection film (BARC) 102, for example, the second semiconductor device of the film 12 is fabricated. In the case of the second embodiment, the steps of Figs. 2(a) to (e) are performed in the same manner as in the case of the i-th embodiment shown in Fig. 2 . Further, the pattern formed by the Si〇2 film 104 is used as a mask, and the film of the lower layer is 12 〇 (the sN4 film 120 or the like is used as a mask to etch the polysilicon layer 1〇1 (g). 2, the SiON film can be replaced with a SiON film, and the SiON film can be replaced with a SiN film. FIG. 3 shows the steps of the method for fabricating the semiconductor device according to the third embodiment. In the form, for example, an oxide film, a nitride film, or a polycrystal is formed, and an organic film is formed on the etched layer 131 for the purpose of patterning, and an SOG film (or LT0 film) 133 is formed as an anti-reflection composed of an inorganic material. The film is 134 on the s〇G film (or LT film) 133. Light (4) 4 series by exposure, development step _ = shape of the pattern.芍 有 有 有 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 【 The step of the photoresist 134 can be performed by, for example, using oxygen electropolymerization or the like. ^: The trimming step should be performed, and the filament 134 is wide. [0034] For the 2, the film of the (10) 2 film 135 is formed. In the film forming step, i forms a film as described above, preferably at a low temperature (for example, about 30 (). 成 行 filming' can be catalyzed by chemical vapor deposition to activate a film forming gas by heating the contact medium ^ 12 [0035] 200929358 Next, as shown in FIG. 3(d), the Si〇2 film 135 is etched, and the Si〇2 film 135 remains only in the sidewall portion of the pattern of the photoresist 134. For this etching, for example, CF4, c4F8, CHF3, CH can be used. #, CH#2, etc., a mixture of a CF-based gas and an Ar gas, or a gas to be added with oxygen in the mixed gas, etc. [0036] Next, as shown in Fig. 3(e), by using oxygen gas The ashing of the slurry, etc., removes the pattern of the resist 134, and forms a pattern of the 〇2 film 135 remaining on the side wall portion. [0037] Thereafter, as shown in FIG. 3(f), the Si〇2 film is used. The pattern created by 135 is a germanium mask, and the lower layer of the S0G film is etched, and as shown in FIG. 3(^), the organic film 132 of the lower layer is shown. Further, the patterned organic film 132 is interposed. The mask is etched to the lower layer of the surname layer 131. In this case, the mask layer 131 may be a film made of an inorganic material such as an oxide film or a nitride film, in addition to polysilicon or the like. The etching of the S film (3 film (or LT film) 133 can be performed using a mixed gas of the CF-based gas or the like, and the etching of the organic film 132 can be performed using a gas such as oxygen or nitrogen. [0038] FIG. 4 shows that it is not formed. In the third embodiment, the s〇G film (or LTO film) 133 is replaced by the SiO film 140 as the semiconductor device of the fourth embodiment of the antireflection film. The fourth embodiment is as shown in Fig. 3. In the case of the third embodiment of the bear, the steps of (a) to (g) of FIG. 3 are the same, and the steps of FIG. 4 (a) are performed. [0039] Next, the fifth embodiment will be described with reference to FIGS. As shown in Fig. 6(a), in the fifth embodiment, a tantalum nitride layer as a second mask layer is formed on the tantalum layer 500 of the surnamed layer which is intended to be patterned. 5〇1. On the nitridation=layer 501, 'the amorphous germanium layer 5〇2 as the first mask layer is formed. The amorphous germanium=02 may also be a polycrystalline layer. On the 〇 layer 5〇2, an anti-reflection film (BARC) 503 composed of an organic material is formed. Further, a photoresist 504 is formed on the anti-reflection film (BARC) 5〇3. It is patterned by exposure and development steps, and 13 200929358 has a predetermined pattern of a plurality of lines (the first round case). The linear width (line width) of the photoresist 5〇4 is 6—the line between the lines and the line The interval is -m, etc. Fig. 6(8) shows the step of trimming the above-mentioned photoresist 5〇4 to make the line width thinner (for example, the last name and the resistance of the film (BARC) 503. The step of trimming and butterflying the photoresist is performed. The first film formation step of the film on the photoresist 5〇4 can be carried out by using, for example, oxygen electropolymerization [0041] Next, as shown in Fig. 6(c). This film forming step is performed in the above-described embodiment, "the film 3 is in contact with the chemical vapor deposition of the film forming gas, and the second step is performed as shown in Fig. 6 (d), and the second etching step is performed; Gas: equal to the age of the gas or the required addition "combined == [0043] Next 'to the second pattern forming step, such as # ❹ oxygen «ashing, etc. remove the photoresist 5 () 4 = (^不不' The pattern (second pattern) caused by the use of film milk is taken into the case, and the pattern created by the film 5〇5 is a mask, and the engraving step 'this _,=】 can be used, for example. The 〇 夕 〇 〇 〇 藉 藉 藉 藉 藉 骑 骑 骑 骑 骑 骑 骑 骑 骑 骑 骑 骑 藉 藉 藉 藉 藉 藉 藉 藉 藉 藉 藉 藉 藉 藉 藉 〇 〇 〇 〇 〇 〇 〇 〇 〇 〇 Further, Fig. 6 (7) is a state in which the monolithic layer 501 is exposed in Fig. 7 . A section of the A section where the early chain is not visible. 14 200929358 Next, a third pattern forming step is performed, and as shown in FIG. 8 (f), as shown in FIGS. 8(B1) and (C1), an anti-reflection film (BARC) 513 is formed and formed thereon. A photoresist 514 (third pattern) patterned by a coating, exposure, and development step. The photoresist 514 is a linear pattern in a direction perpendicular to the linear amorphous germanium layer 502 shown in FIG. 7, for example, the width (line width) of the line is 6 〇 nm, and the interval between the lines is 6 〇. The pattern of nm is composed. Further, on the left side of Fig. 8, a cross section B of the plan view shown in Fig. 9 which will be described later is shown on the right side of Fig. 8 to show a c-section. [0046] 、, FIG. 8 (B2), (C2) show that the photoresist 514 is trimmed to make the line width thin (for example, 30 nm), and the etching anti-reflective film (BARC) 513 is resistant to 5M trimming and anti-reflection 貘 ( C) The side of 513 is = etched with a plasma such as oxygen plasma. Next, the second film forming step is carried out, and as shown in Figs. 8 (B3) and (C3), the pre-service vestiges are used, and the age is controlled by chemical vapor deposition such as heating the contact medium to activate the film forming gas. [0048] (10) The film is subjected to an engraving step, as shown in Figs. 8 (Β4) and (10), and the button (4) τ 田 〇 〇 2 film 515 remains only in the side wall portion of the pattern of the photoresist 514. This etching may use a mixed gas such as CF 4 such as CF 4 , c 4 F 8 , chf 3 , CH 3 F , CH 2 F 2 or the like, or add oxygen as needed in the mixed gas. [0049] Next, the fourth pattern forming step = two ^ = case, shape = Second borrowing 15 [0050] 200929358 Next, proceed to the fourth step, as shown in Figure 8 (β _ . Membrane 5 〗 5 and the amorphous cut), the Si〇2 tantalum nitride layer 5G1 rhyme can be This is carried out using, for example, a gas such as a scalar layer 50 gas jet. In the recording state, if oxygen is mixed on the semiconductor wafer, it is formed in a line shape (10). FIG. 9 shows a region in which the rectangular shape is formed between the two lines 515 of the line. State. Surrounded by a non-daily layer 5G2, it is a moment [0051] ❹ Next, the fifth etching step is performed, as shown in Fig. 1 去, the crystallization layer 502 and the nitrite 501 horn rabbit are said to be red (a) ^ except 8102 film 515 and non-bull Steps, the last time t 曰 曰 5 〇 1 for the mask 'money engraved oxidized stone layer 500. With the above i, the surface of the Shixi wafer w is exposed to the hole of the oxidized stone layer, and Fig. 10(4) is the single-point chain i [0052] shown in Fig. 10(a). In the fifth embodiment, for example, a microscopic hole pattern in which the i side is 3 〇 nm or the like can be formed. [0053] Fig. 5 is a top plan view showing an example of a manufacturing apparatus of a semiconductor device for carrying out the semiconductor device manufacturing method. In the central portion of the manufacturing apparatus 1 of the semiconductor device, a vacuum transfer chamber 10 is provided, and a plurality of (six in the present embodiment) processing chambers η to 16 are disposed around the vacuum transfer chamber 10. Within the processing chambers, plasma etching and activation of the film forming gas chemical vapor deposition by heating the contact medium can be performed. [0054] In the vacuum conveying chamber to the near month ίι side of the 10 (lower side in the figure), two vacuum preparations are provided to the crucible, and the vacuum front chamber 17 is closer to the front side (lower side in the figure), and is provided for The transport chamber 16 200929358 18 of the substrate (the semiconductor wafer W in the present embodiment) is transported in the atmosphere. Further, on the front side (lower side in the drawing) of the transport chamber 18, a plurality of substrate housing cases (boxes or hoops) in which a plurality of semiconductor wafer cassettes can be accommodated are provided (three in FIG. 5) The mounting portion 19' is provided on the side of the transport chamber 18 (on the left side in the drawing) with a surface or an orientation mechanism 20 for detecting the position of the semiconductor wafer W by the recess.

在真二預備至17與輸送腔室18之間、真空預備室I?與真介 輸送腔室10之間、真空輸送腔室1〇與處理腔室J 有閘閥22 ’可在此等者之間氣密性地封閉及開放。且在真空 至1〇内設有真空輸送機構30。此真空輪送機構30具備第 ❿1拾取器31與第2拾取器32,藉由此等者可支持2片丰導 '可將半導體晶圓w送入、送出各處理腔;== 至17 〇 【0056】 40,t 大氣輸送機構40。此大氣輸送機構 -備第1拾取# 41與第2拾取器42,可蕻由肤犛去*姓, ^ ί 。大氣輸送機構4°可將半導體:日日81 W送入、、送 【:置7Γ 9之各E盒或箱、真空預備室17、定向Ϊ構2。, ❹其動作裝上1,係㈣彳部6°整合控制 1各部之f程㈣m 61 具有 控制半導體裝置製造裝置 【〇〇“ f控制 使用者介面部62與記憶部63 〇 1而义面1^62係由製程管理者為管理半導體裝置製迭#晉 裝置1之運轉狀況之顯示視化並顯示半導體裝置製造 【0059】 益寺所構成。 5己憶部63中儲存右西? + 制實現在轉體裝缝’紅縣湖器61之控 (軟體)或處理條件資料#”中之各種處理之控制程式 專。又,因應所需,以來自使用者介面 17 200929358 ' ⑽執行 所期待之處理。且控制程式或處理造裝置1進行 送以在線上利用之。 裝置透過例如專用線路隨時傳 【_】 施形構體i置^^可實施於第1〜5實 ❹晶圓W自上述半導體裝驟置製=膜出步:由^ 阻之塗布、曝光、顯影步驟係藉由其他塗 裝置、顯影裝置進行。 1邛褒置、曝光 【圖式簡單說明】 【0061】 圖l(a)〜(f)係顯示本發明第j實施形態步驟之示意圖。 圖2(a)〜(g)係顯示本發明第2實施形態步驟之示^圖。 圖3(a)〜(g)係顯示本發明第3實施形態步驟之示g圖。 圖4(a)〜(g)係顯示本發明第4實施形態步驟之示咅圖。 圖。圖5伽顿祕本發明—實施賴之裝置概^1 構成之示意 圖6(a)〜(f)係顯示本發明第5實施形態步驟之示意圖。 ^ 示本發明第5實施形態步驟中之平面^成示意圖。 圍8係顯示本發明第5實施形態步驟之示意圖。 圖9係顯示本發明第5實施形態步驟中之平面構 南圖10p):(C)係顯示本發明第5實施形態步驟中之平=秦成及 剖面構成不意圖。 【主要元件符號說明】 18 200929358 【0062】 W...半導體晶圓 1.. .半導體裝置之製造裝置 10.. .真空輸送腔室 11〜16…處理腔室 17.. .真空預備室 18.. .輸送腔室 19.. .載置部 20.. .定向機構 0 22...閘閥 30.. .真空輸送機構 31、 41...第1拾取器 32、 42…第2拾取器 40.. .大氣輸送機構 60.. .控制部 61.. .製程控制器 62.. .使用者介面部 63…記憶部 100.. .基底層 φ 101…多晶矽層 102、 503、513…抗反射膜(BARC) 103、 134、504、514..·光阻 104、 135、505、515...Si02 膜 120 …Si3N4 膜 131.. .被蝕刻層 132.. .有機膜 133.. .50. 膜(或LTO 膜) 140.. .510. 膜 500.. .氧化矽層 19 200929358 501.. .氮化矽層 502.. .非晶矽層Between the true second preparation 17 and the delivery chamber 18, between the vacuum preparation chamber I? and the real delivery chamber 10, the vacuum delivery chamber 1 and the processing chamber J have a gate valve 22' between Airtightly closed and open. A vacuum conveying mechanism 30 is provided in the vacuum to 1 Torr. The vacuum transfer mechanism 30 includes a first picker 31 and a second picker 32. By this, the semiconductor wafer w can be fed and sent out to each processing chamber; == to 17 〇 [0056] 40, t atmospheric transport mechanism 40. This atmospheric transport mechanism - the first pick # 41 and the second picker 42, can be removed from the skin by the surname, ^ ί. The atmospheric conveying mechanism 4° can feed and send the semiconductor: 81 W per day. [: Set 7 E 9 boxes or boxes, vacuum preparation chamber 17, and orientation structure 2. ❹ 动作 动作 动作 动作 , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ^62 is formed by the process manager to manage the display of the operating status of the semiconductor device 1 and display the semiconductor device manufacturing [0059] Yi Temple. 5 The memory is stored in the right part of the 63? Control program for various treatments in the swivel seam 'Red County Laker 61 Control (Software) or Processing Condition Data #". Also, in response to the request, the expected processing is performed from the user interface 17 200929358 ' (10). And the control program or the processing device 1 is sent for use on the line. The device can be transmitted at any time by, for example, a dedicated line. The structure can be implemented on the first to fifth actual wafers. From the above semiconductor package, the film is formed: the film is removed by coating, exposure, and The development step is carried out by other coating means and developing means. 1 、 、 曝光 曝光 曝光 曝光 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 006 Fig. 2 (a) to (g) are views showing the steps of the second embodiment of the present invention. Fig. 3 (a) to (g) are views showing the steps of the third embodiment of the present invention. 4(a) to 4(g) are diagrams showing the steps of the fourth embodiment of the present invention. Figure. Fig. 5 is a schematic diagram of the configuration of the fifth embodiment of the present invention. Fig. 6 (a) to (f) are schematic views showing the steps of the fifth embodiment of the present invention. ^ is a schematic view showing the plane in the steps of the fifth embodiment of the present invention. Fig. 8 is a schematic view showing the steps of the fifth embodiment of the present invention. Fig. 9 is a plan view showing the structure of the fifth embodiment of the present invention. Fig. 10(p) is a schematic view showing the configuration of the fifth embodiment of the fifth embodiment of the present invention. [Major component symbol description] 18 200929358 [0062] W...Semiconductor wafer 1. Manufacturing device for semiconductor device 10. Vacuum transfer chamber 11 to 16...Process chamber 17: Vacuum preparation chamber 18 .. .Transport chamber 19.. Mounting part 20.. Orientation mechanism 0 22... Gate valve 30.. Vacuum conveying mechanism 31, 41... 1st picker 32, 42... 2nd picker 40.. . Atmospheric conveying mechanism 60.. Control unit 61.. Process controller 62.. User interface 63: Memory unit 100.. Base layer φ 101... Polysilicon layer 102, 503, 513... Reflective film (BARC) 103, 134, 504, 514.. · photoresist 104, 135, 505, 515... SiO 2 film 120 ... Si3N4 film 131.. etched layer 132.. organic film 133.. 50. Membrane (or LTO film) 140.. .510. Membrane 500.. . Oxide layer 19 200929358 501.. Niobium nitride layer 502.. Amorphous layer

Claims (1)

200929358 十、申請專利範圍·· 弁體裝置之製造方法’根據使光阻膜曝光、顯旦〈而α i二ϊΐ1圖案蝕刻基板上之被蝕刻層成既定圖案:之 導體裝置,其特徵在於包含以下步驟: 、I^半 =^驟,在該光阻之第!圖案上使奶2膜成膜; 圖案之刻該Si〇2膜以使其僅殘留於該光阻之第! 膜之H Ϊ形成步驟,去除該光阻之第1圖案以形成該吨 2. ^申請專利範圍第〗項之半導體裝置之製造方法, 3· 甲明專利耗圍第1或2項之半導體裝置之製造方法, a以下步取在該舰步驟前,修整該光阻第 包 層之有機材料所構成之抗反射膜。 弟圖案並餘刻下 4. ,申請專利範圍第i或2項之半導體裝置之製造方法, 邊第2圖案形成步驟後,以該第2圖案為遮罩,蝕刻下^在 層、氮化矽層或氧氮化矽層。 9&lt;矽 ❹ 5. 如申請專利範圍第1或2項之半導體裝置之製造方法,其中 含以下步驟:在該第2圖案形成步驟後,以該第2圖案為遮= 刻下層之無機材料所構成之抗反射膜,此後蝕刻該益機材 構成之抗反射膜下層之有機膜。 竹所 6·如申請專利範圍第5項之半導體裝置之製造方法,其中該無 材料所構成之抗反射膜’係SOG膜、LTO膜、SiON膜任 一者。 、 7. —種半導體裝置之製造方法,蝕刻基板上之被蝕刻層成既 案以製造半導體裝置,其特徵在於包含以下步驟: 第1圖案形成步驟’形成光阻所構成之複數的線狀第i 案; @ 第1成膜步驟’在該第1圖案上使Si02膜成膜; 21 200929358 1圖^ίί步驟,糊該Si〇2膜以使其僅殘_光阻之第 2圖If圖案形成步驟,去除該第1圖案以形成該Si〇满之第 構^餘刻步驟,以該第2圖案為遮罩姓刻下層之第!遮罩 ^圖案形成步驟’沿與 之複數的線狀圖案所構紅第3圖案直之方向形成光阻 ❹ 驟,在該第3圖案上使泌2膜成膜; 侧壁部;Xl步驟,刻該⑽2膜以使其僅殘留於該第3圖案 4圖ί;4圖案形成步驟’去除該第3圖案以形成該叫膜之第 总亡,第1姓刻步驟’以該第4圖案及該第1遮罩構成層為碑男 钱刻下層之第2遮罩構成層;及 早職層為遮罩, 刻步驟’以該第1遮罩構成層與該第2遮罩構成芦 為遮罩’在該被姓刻層上形成洞狀。 攝成層 8· 專利範圍第7項之半導體裝置之製造方法,其中藉 © 。步Ϊ體使成膜亂體活化之化學氣相沉積進行該第1 ^第2 9. =申請專繼圍第7或8項之轉體裝置之製造方法, 3以下步驟: ’、^ 在該第1成膜步驟前,修整該第i圖案並姓 材料所構成之抗反射膜;及 有機 在該第2成膜步驟前,修整該第3s案並_ 材料所構成之抗反射膜。 有機 10. ^申請專利範圍第7或8項之半導體裝置之製造方法, 弟1遮罩構減係由销構成,該第2遮罩構成層係由^^ 所構成。 / 22 200929358 圖 造刻層成既定 處理腔室,用以收納該基板; 2¾體給處理氣體至該處理腔室内;及 12 =======物麵1 二〜τ展罝之製造方法。 如申請專利範園半導體裝置之製造裝置,俾使進行 法。 固第1至ig項性—項之半導體裝置之製造方 項之半導體裝置之製造方法。°專矛範圍弟1至ι〇項中任 ^一、囷式·· ❹ 23200929358 X. Patent Application Scope of the Invention: The manufacturing method of the 弁 device is characterized in that the conductor device is formed by etching the photoresist film and exposing the etched layer on the substrate to a predetermined pattern: The following steps: , I ^ half = ^ step, in the first of the photoresist! The film of the milk 2 is formed on the pattern; the pattern of the Si〇2 film is left in the film to form the H Ϊ formation step of the film, and the first pattern of the photoresist is removed to form the ton of 2. ^Method of manufacturing a semiconductor device according to the scope of the patent application, 3· A method for manufacturing a semiconductor device according to the first or second aspect of the patent, a step of trimming the photoresist cladding layer before the step of the ship An antireflection film composed of an organic material. The pattern of the semiconductor device according to the second or second aspect of the patent application, after the second pattern forming step, the second pattern is used as a mask to etch the under layer and the tantalum nitride layer. Or a layer of yttrium oxynitride. 9. The method of manufacturing a semiconductor device according to claim 1 or 2, further comprising the step of: after the second pattern forming step, using the second pattern as an inorganic material for masking the lower layer The antireflection film is formed, and thereafter the organic film of the lower layer of the antireflection film composed of the beneficial material is etched. The method of manufacturing a semiconductor device according to the fifth aspect of the invention, wherein the antireflection film constituting the material is a SOG film, an LTO film or a SiON film. 7. A method of fabricating a semiconductor device, etching an etched layer on a substrate to form a semiconductor device, comprising the steps of: forming a plurality of lines in a first pattern forming step i case; @1st film forming step 'filming the SiO 2 film on the first pattern; 21 200929358 1 Fig. ίί, step the Si 〇 2 film so that it only remains _ photoresist of the second pattern If pattern a forming step of removing the first pattern to form a first step of the Si fullness, wherein the second pattern is the first layer of the mask surname! The mask pattern forming step 'forms a photoresist step in a direction perpendicular to the red pattern of the plurality of linear patterns, and forms a film on the third pattern; sidewall portion; X1 step, engraving The (10)2 film is left to remain only in the third pattern 4; 4 pattern forming step 'removing the third pattern to form the first film of the film, the first surname step' and the fourth pattern and the The first mask layer is a second mask layer of the lower layer of the monument; and the early layer is a mask, and the step of forming the first mask layer and the second mask forming the mask is a mask. A hole is formed in the layer of the surname. Photographing layer 8· The manufacturing method of the semiconductor device of the seventh aspect of the patent, in which ©. The chemical vapor deposition of the film body to form a disordered body is performed in the first ^ 2nd 9. = the manufacturing method of the transfer device of the seventh or eighth item, the following steps: ', ^ in the Before the first film forming step, the anti-reflection film composed of the material of the i-th pattern and the surname material is trimmed; and the anti-reflection film composed of the third material and the material is trimmed before the second film forming step. Organic 10. The method for manufacturing a semiconductor device according to claim 7 or 8, wherein the mask 1 is composed of a pin, and the second mask layer is composed of a plurality of layers. / 22 200929358 The picture is layered into a predetermined processing chamber for accommodating the substrate; 23⁄4 body is used to treat the processing gas into the processing chamber; and 12 =======object surface 1 2~τ exhibition manufacturing method . For example, the manufacturing method of the patented Fanyuan semiconductor device is applied. A method of manufacturing a semiconductor device according to the manufacturing method of the semiconductor device of the first to the ig. °Special spear range brother 1 to ι〇中任 ^一,囷式·· ❹ 23
TW097130967A 2007-09-28 2008-08-14 Manufacturing method of semiconductor device, manufacturing device of semiconductor device, control program, and program memory medium TWI389202B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007253409 2007-09-28
JP2008107467A JP5236983B2 (en) 2007-09-28 2008-04-17 Semiconductor device manufacturing method, semiconductor device manufacturing apparatus, control program, and program storage medium

Publications (2)

Publication Number Publication Date
TW200929358A true TW200929358A (en) 2009-07-01
TWI389202B TWI389202B (en) 2013-03-11

Family

ID=40517629

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097130967A TWI389202B (en) 2007-09-28 2008-08-14 Manufacturing method of semiconductor device, manufacturing device of semiconductor device, control program, and program memory medium

Country Status (4)

Country Link
JP (1) JP5236983B2 (en)
KR (1) KR100967924B1 (en)
CN (1) CN101399189A (en)
TW (1) TWI389202B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI450329B (en) * 2009-09-14 2014-08-21 東京威力科創股份有限公司 Method for forming mask pattern and method for manufacturing semiconductor device
TWI450317B (en) * 2010-04-02 2014-08-21 東京威力科創股份有限公司 Method for forming mask pattern and method for manufacturing semiconductor device

Families Citing this family (408)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5336283B2 (en) * 2008-09-03 2013-11-06 信越化学工業株式会社 Pattern formation method
US10378106B2 (en) 2008-11-14 2019-08-13 Asm Ip Holding B.V. Method of forming insulation film by modified PEALD
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
JP5391055B2 (en) 2009-12-25 2014-01-15 東京エレクトロン株式会社 Semiconductor device manufacturing method and semiconductor device manufacturing system
KR101041742B1 (en) * 2009-12-30 2011-06-16 광주과학기술원 Resistance change memory device, manufacturing method and driving method thereof
KR20120091453A (en) * 2010-02-19 2012-08-17 도쿄엘렉트론가부시키가이샤 Method for manufacturing a semiconductor device
CN101944483A (en) * 2010-08-11 2011-01-12 上海集成电路研发中心有限公司 Method for enhancing anti-etching capacity of photoresist
US8901016B2 (en) 2010-12-28 2014-12-02 Asm Japan K.K. Method of forming metal oxide hardmask
JP5473962B2 (en) 2011-02-22 2014-04-16 東京エレクトロン株式会社 Pattern forming method and semiconductor device manufacturing method
US8298951B1 (en) 2011-04-13 2012-10-30 Asm Japan K.K. Footing reduction using etch-selective layer
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US9793148B2 (en) 2011-06-22 2017-10-17 Asm Japan K.K. Method for positioning wafers in multiple wafer transport
US10364496B2 (en) 2011-06-27 2019-07-30 Asm Ip Holding B.V. Dual section module having shared and unshared mass flow controllers
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
JP5818710B2 (en) 2012-02-10 2015-11-18 東京応化工業株式会社 Pattern formation method
US8946830B2 (en) 2012-04-04 2015-02-03 Asm Ip Holdings B.V. Metal oxide protective layer for a semiconductor device
US9558931B2 (en) 2012-07-27 2017-01-31 Asm Ip Holding B.V. System and method for gas-phase sulfur passivation of a semiconductor surface
JP5899082B2 (en) * 2012-08-08 2016-04-06 富士フイルム株式会社 Pattern forming method and electronic device manufacturing method using the same
US9659799B2 (en) 2012-08-28 2017-05-23 Asm Ip Holding B.V. Systems and methods for dynamic semiconductor process scheduling
US9021985B2 (en) 2012-09-12 2015-05-05 Asm Ip Holdings B.V. Process gas management for an inductively-coupled plasma deposition reactor
US9324811B2 (en) 2012-09-26 2016-04-26 Asm Ip Holding B.V. Structures and devices including a tensile-stressed silicon arsenic layer and methods of forming same
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
US9640416B2 (en) 2012-12-26 2017-05-02 Asm Ip Holding B.V. Single-and dual-chamber module-attachable wafer-handling chamber
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
US9484191B2 (en) 2013-03-08 2016-11-01 Asm Ip Holding B.V. Pulsed remote plasma method and system
US9589770B2 (en) 2013-03-08 2017-03-07 Asm Ip Holding B.V. Method and systems for in-situ formation of intermediate reactive species
JP2014211541A (en) * 2013-04-18 2014-11-13 Jsr株式会社 Method for forming fine pattern
JP6114622B2 (en) * 2013-04-26 2017-04-12 東京エレクトロン株式会社 Etching method
US8993054B2 (en) 2013-07-12 2015-03-31 Asm Ip Holding B.V. Method and system to reduce outgassing in a reaction chamber
US9018111B2 (en) 2013-07-22 2015-04-28 Asm Ip Holding B.V. Semiconductor reaction chamber with plasma capabilities
US9793115B2 (en) 2013-08-14 2017-10-17 Asm Ip Holding B.V. Structures and devices including germanium-tin films and methods of forming same
US9240412B2 (en) 2013-09-27 2016-01-19 Asm Ip Holding B.V. Semiconductor structure and device and methods of forming same using selective epitaxial process
JP6126961B2 (en) * 2013-09-30 2017-05-10 富士フイルム株式会社 Pattern forming method, pattern mask forming method, and electronic device manufacturing method
US9556516B2 (en) 2013-10-09 2017-01-31 ASM IP Holding B.V Method for forming Ti-containing film by PEALD using TDMAT or TDEAT
US10179947B2 (en) 2013-11-26 2019-01-15 Asm Ip Holding B.V. Method for forming conformal nitrided, oxidized, or carbonized dielectric film by atomic layer deposition
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US9447498B2 (en) 2014-03-18 2016-09-20 Asm Ip Holding B.V. Method for performing uniform processing in gas system-sharing multiple reaction chambers
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US9404587B2 (en) 2014-04-24 2016-08-02 ASM IP Holding B.V Lockout tagout for semiconductor vacuum valve
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9543180B2 (en) 2014-08-01 2017-01-10 Asm Ip Holding B.V. Apparatus and method for transporting wafers between wafer carrier and process tool under vacuum
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US9657845B2 (en) 2014-10-07 2017-05-23 Asm Ip Holding B.V. Variable conductance gas distribution apparatus and method
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
KR102300403B1 (en) 2014-11-19 2021-09-09 에이에스엠 아이피 홀딩 비.브이. Method of depositing thin film
US9349952B1 (en) 2014-12-08 2016-05-24 Sony Corporation Methods for fabricating a memory device with an enlarged space between neighboring bottom electrodes
KR102263121B1 (en) 2014-12-22 2021-06-09 에이에스엠 아이피 홀딩 비.브이. Semiconductor device and manufacuring method thereof
US9478415B2 (en) 2015-02-13 2016-10-25 Asm Ip Holding B.V. Method for forming film having low resistance and shallow junction depth
US10529542B2 (en) 2015-03-11 2020-01-07 Asm Ip Holdings B.V. Cross-flow reactor and method
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
JP6462477B2 (en) * 2015-04-27 2019-01-30 東京エレクトロン株式会社 Method for processing an object
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US9899291B2 (en) 2015-07-13 2018-02-20 Asm Ip Holding B.V. Method for protecting layer by forming hydrocarbon-based extremely thin film
US10043661B2 (en) 2015-07-13 2018-08-07 Asm Ip Holding B.V. Method for protecting layer by forming hydrocarbon-based extremely thin film
US10083836B2 (en) 2015-07-24 2018-09-25 Asm Ip Holding B.V. Formation of boron-doped titanium metal films with high work function
US10087525B2 (en) 2015-08-04 2018-10-02 Asm Ip Holding B.V. Variable gap hard stop design
US9647114B2 (en) 2015-08-14 2017-05-09 Asm Ip Holding B.V. Methods of forming highly p-type doped germanium tin films and structures and devices including the films
US9711345B2 (en) 2015-08-25 2017-07-18 Asm Ip Holding B.V. Method for forming aluminum nitride-based film by PEALD
US9960072B2 (en) 2015-09-29 2018-05-01 Asm Ip Holding B.V. Variable adjustment for precise matching of multiple chamber cavity housings
US9909214B2 (en) 2015-10-15 2018-03-06 Asm Ip Holding B.V. Method for depositing dielectric film in trenches by PEALD
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US10322384B2 (en) 2015-11-09 2019-06-18 Asm Ip Holding B.V. Counter flow mixer for process chamber
US9455138B1 (en) 2015-11-10 2016-09-27 Asm Ip Holding B.V. Method for forming dielectric film in trenches by PEALD using H-containing gas
US9607837B1 (en) 2015-12-21 2017-03-28 Asm Ip Holding B.V. Method for forming silicon oxide cap layer for solid state diffusion process
US9627221B1 (en) 2015-12-28 2017-04-18 Asm Ip Holding B.V. Continuous process incorporating atomic layer etching
US9735024B2 (en) 2015-12-28 2017-08-15 Asm Ip Holding B.V. Method of atomic layer etching using functional group-containing fluorocarbon
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US9754779B1 (en) 2016-02-19 2017-09-05 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
US10468251B2 (en) 2016-02-19 2019-11-05 Asm Ip Holding B.V. Method for forming spacers using silicon nitride film for spacer-defined multiple patterning
US10501866B2 (en) 2016-03-09 2019-12-10 Asm Ip Holding B.V. Gas distribution apparatus for improved film uniformity in an epitaxial system
US10343920B2 (en) 2016-03-18 2019-07-09 Asm Ip Holding B.V. Aligned carbon nanotubes
US9892913B2 (en) 2016-03-24 2018-02-13 Asm Ip Holding B.V. Radial and thickness control via biased multi-port injection settings
US10087522B2 (en) 2016-04-21 2018-10-02 Asm Ip Holding B.V. Deposition of metal borides
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
KR102592471B1 (en) 2016-05-17 2023-10-20 에이에스엠 아이피 홀딩 비.브이. Method of forming metal interconnection and method of fabricating semiconductor device using the same
US10388509B2 (en) 2016-06-28 2019-08-20 Asm Ip Holding B.V. Formation of epitaxial layers via dislocation filtering
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US9793135B1 (en) 2016-07-14 2017-10-17 ASM IP Holding B.V Method of cyclic dry etching using etchant film
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
KR102354490B1 (en) 2016-07-27 2022-01-21 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10177025B2 (en) 2016-07-28 2019-01-08 Asm Ip Holding B.V. Method and apparatus for filling a gap
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
KR102532607B1 (en) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method of operating the same
US10395919B2 (en) 2016-07-28 2019-08-27 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10090316B2 (en) 2016-09-01 2018-10-02 Asm Ip Holding B.V. 3D stacked multilayer semiconductor memory using doped select transistor channel
US10410943B2 (en) 2016-10-13 2019-09-10 Asm Ip Holding B.V. Method for passivating a surface of a semiconductor and related systems
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10435790B2 (en) 2016-11-01 2019-10-08 Asm Ip Holding B.V. Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10134757B2 (en) 2016-11-07 2018-11-20 Asm Ip Holding B.V. Method of processing a substrate and a device manufactured by using the method
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
US10340135B2 (en) 2016-11-28 2019-07-02 Asm Ip Holding B.V. Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride
KR102762543B1 (en) 2016-12-14 2025-02-05 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US9916980B1 (en) 2016-12-15 2018-03-13 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
KR102700194B1 (en) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10283353B2 (en) 2017-03-29 2019-05-07 Asm Ip Holding B.V. Method of reforming insulating film deposited on substrate with recess pattern
US10529563B2 (en) 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
US10103040B1 (en) 2017-03-31 2018-10-16 Asm Ip Holding B.V. Apparatus and method for manufacturing a semiconductor device
USD830981S1 (en) 2017-04-07 2018-10-16 Asm Ip Holding B.V. Susceptor for semiconductor substrate processing apparatus
KR102457289B1 (en) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US10446393B2 (en) 2017-05-08 2019-10-15 Asm Ip Holding B.V. Methods for forming silicon-containing epitaxial layers and related semiconductor device structures
US10504742B2 (en) 2017-05-31 2019-12-10 Asm Ip Holding B.V. Method of atomic layer etching using hydrogen plasma
US10886123B2 (en) 2017-06-02 2021-01-05 Asm Ip Holding B.V. Methods for forming low temperature semiconductor layers and related semiconductor device structures
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10312055B2 (en) 2017-07-26 2019-06-04 Asm Ip Holding B.V. Method of depositing film by PEALD using negative bias
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10605530B2 (en) 2017-07-26 2020-03-31 Asm Ip Holding B.V. Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace
TWI815813B (en) 2017-08-04 2023-09-21 荷蘭商Asm智慧財產控股公司 Showerhead assembly for distributing a gas within a reaction chamber
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US10236177B1 (en) 2017-08-22 2019-03-19 ASM IP Holding B.V.. Methods for depositing a doped germanium tin semiconductor and related semiconductor device structures
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
KR102491945B1 (en) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
KR102401446B1 (en) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10607895B2 (en) 2017-09-18 2020-03-31 Asm Ip Holdings B.V. Method for forming a semiconductor device structure comprising a gate fill metal
KR102630301B1 (en) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10923344B2 (en) 2017-10-30 2021-02-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures
KR102443047B1 (en) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus method and apparatus manufactured thereby
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
KR102597978B1 (en) 2017-11-27 2023-11-06 에이에스엠 아이피 홀딩 비.브이. Storage device for storing wafer cassettes for use with batch furnaces
CN111344522B (en) 2017-11-27 2022-04-12 阿斯莫Ip控股公司 Units including clean mini environments
US10290508B1 (en) 2017-12-05 2019-05-14 Asm Ip Holding B.V. Method for forming vertical spacers for spacer-defined patterning
JP6960839B2 (en) * 2017-12-13 2021-11-05 東京エレクトロン株式会社 Manufacturing method of semiconductor devices
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
TWI799494B (en) 2018-01-19 2023-04-21 荷蘭商Asm 智慧財產控股公司 Deposition method
WO2019142055A2 (en) 2018-01-19 2019-07-25 Asm Ip Holding B.V. Method for depositing a gap-fill layer by plasma-assisted deposition
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US10535516B2 (en) 2018-02-01 2020-01-14 Asm Ip Holdings B.V. Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US11685991B2 (en) 2018-02-14 2023-06-27 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
US10510536B2 (en) 2018-03-29 2019-12-17 Asm Ip Holding B.V. Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
KR102501472B1 (en) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. Substrate processing method
KR102600229B1 (en) 2018-04-09 2023-11-10 에이에스엠 아이피 홀딩 비.브이. Substrate supporting device, substrate processing apparatus including the same and substrate processing method
TWI811348B (en) 2018-05-08 2023-08-11 荷蘭商Asm 智慧財產控股公司 Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
US12272527B2 (en) 2018-05-09 2025-04-08 Asm Ip Holding B.V. Apparatus for use with hydrogen radicals and method of using same
TWI816783B (en) 2018-05-11 2023-10-01 荷蘭商Asm 智慧財產控股公司 Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
JP2019204815A (en) * 2018-05-21 2019-11-28 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
TWI840362B (en) 2018-06-04 2024-05-01 荷蘭商Asm Ip私人控股有限公司 Wafer handling chamber with moisture reduction
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
KR102854019B1 (en) 2018-06-27 2025-09-02 에이에스엠 아이피 홀딩 비.브이. Periodic deposition method for forming a metal-containing material and films and structures comprising the metal-containing material
TWI815915B (en) 2018-06-27 2023-09-21 荷蘭商Asm Ip私人控股有限公司 Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
KR102686758B1 (en) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
JP2020017569A (en) 2018-07-23 2020-01-30 東京エレクトロン株式会社 Etching method and etching apparatus
US10483099B1 (en) 2018-07-26 2019-11-19 Asm Ip Holding B.V. Method for forming thermally stable organosilicon polymer film
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
KR102707956B1 (en) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (en) 2018-10-01 2024-10-25 Asmip控股有限公司 Substrate holding device, system including the same and method of using the same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
KR102605121B1 (en) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US10381219B1 (en) 2018-10-25 2019-08-13 Asm Ip Holding B.V. Methods for forming a silicon nitride film
US12378665B2 (en) 2018-10-26 2025-08-05 Asm Ip Holding B.V. High temperature coatings for a preclean and etch apparatus and related methods
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR102748291B1 (en) 2018-11-02 2024-12-31 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10559458B1 (en) 2018-11-26 2020-02-11 Asm Ip Holding B.V. Method of forming oxynitride film
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (en) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method and system for forming device structures using selective deposition of gallium nitride - Patents.com
TWI819180B (en) 2019-01-17 2023-10-21 荷蘭商Asm 智慧財產控股公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
KR102727227B1 (en) 2019-01-22 2024-11-07 에이에스엠 아이피 홀딩 비.브이. Semiconductor processing device
CN111524788B (en) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 Method for forming topologically selective films of silicon oxide
TWI845607B (en) 2019-02-20 2024-06-21 荷蘭商Asm Ip私人控股有限公司 Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
KR102626263B1 (en) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. Cyclical deposition method including treatment step and apparatus for same
JP7603377B2 (en) 2019-02-20 2024-12-20 エーエスエム・アイピー・ホールディング・ベー・フェー Method and apparatus for filling recesses formed in a substrate surface - Patents.com
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
TWI842826B (en) 2019-02-22 2024-05-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus and method for processing substrate
KR102762833B1 (en) 2019-03-08 2025-02-04 에이에스엠 아이피 홀딩 비.브이. STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME
KR102858005B1 (en) 2019-03-08 2025-09-09 에이에스엠 아이피 홀딩 비.브이. Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
KR102782593B1 (en) 2019-03-08 2025-03-14 에이에스엠 아이피 홀딩 비.브이. Structure Including SiOC Layer and Method of Forming Same
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door openers and substrate processing equipment provided with door openers
KR102809999B1 (en) 2019-04-01 2025-05-19 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
JP7642557B2 (en) * 2019-04-08 2025-03-10 アプライド マテリアルズ インコーポレイテッド Method for modifying photoresist profile and adjusting critical dimensions
KR102897355B1 (en) 2019-04-19 2025-12-08 에이에스엠 아이피 홀딩 비.브이. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR102869364B1 (en) 2019-05-07 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Method for Reforming Amorphous Carbon Polymer Film
KR20200130121A (en) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR20200130652A (en) 2019-05-10 2020-11-19 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP7598201B2 (en) 2019-05-16 2024-12-11 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
JP7612342B2 (en) 2019-05-16 2025-01-14 エーエスエム・アイピー・ホールディング・ベー・フェー Wafer boat handling apparatus, vertical batch furnace and method
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141002A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Method of using a gas-phase reactor system including analyzing exhausted gas
US12252785B2 (en) 2019-06-10 2025-03-18 Asm Ip Holding B.V. Method for cleaning quartz epitaxial chambers
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR102911421B1 (en) 2019-07-03 2026-01-12 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
KR20210008310A (en) 2019-07-10 2021-01-21 에이에스엠 아이피 홀딩 비.브이. Substrate supporting assembly and substrate processing apparatus comprising the same
KR102895115B1 (en) 2019-07-16 2025-12-03 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR20210010816A (en) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Radical assist ignition plasma system and method
KR102860110B1 (en) 2019-07-17 2025-09-16 에이에스엠 아이피 홀딩 비.브이. Methods of forming silicon germanium structures
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
TWI839544B (en) 2019-07-19 2024-04-21 荷蘭商Asm Ip私人控股有限公司 Method of forming topology-controlled amorphous carbon polymer film
KR102903090B1 (en) 2019-07-19 2025-12-19 에이에스엠 아이피 홀딩 비.브이. Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
TWI851767B (en) 2019-07-29 2024-08-11 荷蘭商Asm Ip私人控股有限公司 Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation
KR20210015655A (en) 2019-07-30 2021-02-10 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method
CN112309899B (en) 2019-07-30 2025-11-14 Asmip私人控股有限公司 Substrate processing equipment
CN112309900B (en) 2019-07-30 2025-11-04 Asmip私人控股有限公司 Substrate processing equipment
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
KR20210018759A (en) 2019-08-05 2021-02-18 에이에스엠 아이피 홀딩 비.브이. Liquid level sensor for a chemical source vessel
CN112342526A (en) 2019-08-09 2021-02-09 Asm Ip私人控股有限公司 Heater assembly including cooling device and method of using same
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
US11639548B2 (en) 2019-08-21 2023-05-02 Asm Ip Holding B.V. Film-forming material mixed-gas forming device and film forming device
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
TWI838570B (en) 2019-08-23 2024-04-11 荷蘭商Asm Ip私人控股有限公司 Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
KR102868968B1 (en) 2019-09-03 2025-10-10 에이에스엠 아이피 홀딩 비.브이. Methods and apparatus for depositing a chalcogenide film and structures including the film
KR102806450B1 (en) 2019-09-04 2025-05-12 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR102733104B1 (en) 2019-09-05 2024-11-22 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US12469693B2 (en) 2019-09-17 2025-11-11 Asm Ip Holding B.V. Method of forming a carbon-containing layer and structure including the layer
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film through cyclic plasma enhanced deposition process
TW202128273A (en) 2019-10-08 2021-08-01 荷蘭商Asm Ip私人控股有限公司 Gas injection system, reactor system, and method of depositing material on surface of substratewithin reaction chamber
TWI846953B (en) 2019-10-08 2024-07-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
KR20210042810A (en) 2019-10-08 2021-04-20 에이에스엠 아이피 홀딩 비.브이. Reactor system including a gas distribution assembly for use with activated species and method of using same
TWI846966B (en) 2019-10-10 2024-07-01 荷蘭商Asm Ip私人控股有限公司 Method of forming a photoresist underlayer and structure including same
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en) 2019-10-16 2024-03-11 荷蘭商Asm Ip私人控股有限公司 Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR102845724B1 (en) 2019-10-21 2025-08-13 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
KR20210050453A (en) 2019-10-25 2021-05-07 에이에스엠 아이피 홀딩 비.브이. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR102890638B1 (en) 2019-11-05 2025-11-25 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR102861314B1 (en) 2019-11-20 2025-09-17 에이에스엠 아이피 홀딩 비.브이. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
KR20210065848A (en) 2019-11-26 2021-06-04 에이에스엠 아이피 홀딩 비.브이. Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112951697B (en) 2019-11-26 2025-07-29 Asmip私人控股有限公司 Substrate processing apparatus
CN112885692B (en) 2019-11-29 2025-08-15 Asmip私人控股有限公司 Substrate processing apparatus
CN120432376A (en) 2019-11-29 2025-08-05 Asm Ip私人控股有限公司 Substrate processing equipment
JP7527928B2 (en) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
JP7357528B2 (en) 2019-12-06 2023-10-06 東京エレクトロン株式会社 Etching method and etching equipment
US11885013B2 (en) 2019-12-17 2024-01-30 Asm Ip Holding B.V. Method of forming vanadium nitride layer and structure including the vanadium nitride layer
US11527403B2 (en) 2019-12-19 2022-12-13 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
JP7730637B2 (en) 2020-01-06 2025-08-28 エーエスエム・アイピー・ホールディング・ベー・フェー Gas delivery assembly, components thereof, and reactor system including same
KR20210089079A (en) 2020-01-06 2021-07-15 에이에스엠 아이피 홀딩 비.브이. Channeled lift pin
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR102882467B1 (en) 2020-01-16 2025-11-05 에이에스엠 아이피 홀딩 비.브이. Method of forming high aspect ratio features
KR102675856B1 (en) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
TWI889744B (en) 2020-01-29 2025-07-11 荷蘭商Asm Ip私人控股有限公司 Contaminant trap system, and baffle plate stack
TW202513845A (en) 2020-02-03 2025-04-01 荷蘭商Asm Ip私人控股有限公司 Semiconductor structures and methods for forming the same
KR20210100010A (en) 2020-02-04 2021-08-13 에이에스엠 아이피 홀딩 비.브이. Method and apparatus for transmittance measurements of large articles
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
TW202146691A (en) 2020-02-13 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Gas distribution assembly, shower plate assembly, and method of adjusting conductance of gas to reaction chamber
CN113257655A (en) 2020-02-13 2021-08-13 Asm Ip私人控股有限公司 Substrate processing apparatus including light receiving device and calibration method of light receiving device
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
JP7437966B2 (en) 2020-02-21 2024-02-26 東京エレクトロン株式会社 Etching method and etching equipment
TWI895326B (en) 2020-02-28 2025-09-01 荷蘭商Asm Ip私人控股有限公司 System dedicated for parts cleaning
KR20210113043A (en) 2020-03-04 2021-09-15 에이에스엠 아이피 홀딩 비.브이. Alignment fixture for a reactor system
KR20210116249A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. lockout tagout assembly and system and method of using same
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
CN113394086A (en) 2020-03-12 2021-09-14 Asm Ip私人控股有限公司 Method for producing a layer structure having a target topological profile
US12173404B2 (en) 2020-03-17 2024-12-24 Asm Ip Holding B.V. Method of depositing epitaxial material, structure formed using the method, and system for performing the method
KR102755229B1 (en) 2020-04-02 2025-01-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
TWI887376B (en) 2020-04-03 2025-06-21 荷蘭商Asm Ip私人控股有限公司 Method for manufacturing semiconductor device
TWI888525B (en) 2020-04-08 2025-07-01 荷蘭商Asm Ip私人控股有限公司 Apparatus and methods for selectively etching silcon oxide films
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
KR20210128343A (en) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. Method of forming chromium nitride layer and structure including the chromium nitride layer
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
TW202143328A (en) 2020-04-21 2021-11-16 荷蘭商Asm Ip私人控股有限公司 Method for adjusting a film stress
TW202208671A (en) 2020-04-24 2022-03-01 荷蘭商Asm Ip私人控股有限公司 Methods of forming structures including vanadium boride and vanadium phosphide layers
KR102866804B1 (en) 2020-04-24 2025-09-30 에이에스엠 아이피 홀딩 비.브이. Vertical batch furnace assembly comprising a cooling gas supply
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
US11898243B2 (en) 2020-04-24 2024-02-13 Asm Ip Holding B.V. Method of forming vanadium nitride-containing layer
TWI887400B (en) 2020-04-24 2025-06-21 荷蘭商Asm Ip私人控股有限公司 Methods and apparatus for stabilizing vanadium compounds
KR102783898B1 (en) 2020-04-29 2025-03-18 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
JP7736446B2 (en) 2020-05-07 2025-09-09 エーエスエム・アイピー・ホールディング・ベー・フェー Reactor system with tuned circuit
KR102788543B1 (en) 2020-05-13 2025-03-27 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
TW202146699A (en) 2020-05-15 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system
KR102905441B1 (en) 2020-05-19 2025-12-30 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR102795476B1 (en) 2020-05-21 2025-04-11 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
KR20210145079A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Flange and apparatus for processing substrates
KR102702526B1 (en) 2020-05-22 2024-09-03 에이에스엠 아이피 홀딩 비.브이. Apparatus for depositing thin films using hydrogen peroxide
TW202212650A (en) 2020-05-26 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Method for depositing boron and gallium containing silicon germanium layers
TWI876048B (en) 2020-05-29 2025-03-11 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
TW202212620A (en) 2020-06-02 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
KR20210156219A (en) 2020-06-16 2021-12-24 에이에스엠 아이피 홀딩 비.브이. Method for depositing boron containing silicon germanium layers
JP7703376B2 (en) 2020-06-24 2025-07-07 エーエスエム・アイピー・ホールディング・ベー・フェー Method for forming a layer comprising silicon - Patent application
TWI873359B (en) 2020-06-30 2025-02-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
US12431354B2 (en) 2020-07-01 2025-09-30 Asm Ip Holding B.V. Silicon nitride and silicon oxide deposition methods using fluorine inhibitor
KR102707957B1 (en) 2020-07-08 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for processing a substrate
TWI864307B (en) 2020-07-17 2024-12-01 荷蘭商Asm Ip私人控股有限公司 Structures, methods and systems for use in photolithography
KR20220011092A (en) 2020-07-20 2022-01-27 에이에스엠 아이피 홀딩 비.브이. Method and system for forming structures including transition metal layers
TWI878570B (en) 2020-07-20 2025-04-01 荷蘭商Asm Ip私人控股有限公司 Method and system for depositing molybdenum layers
TW202219303A (en) 2020-07-27 2022-05-16 荷蘭商Asm Ip私人控股有限公司 Thin film deposition process
TWI900627B (en) 2020-08-11 2025-10-11 荷蘭商Asm Ip私人控股有限公司 Methods for depositing a titanium aluminum carbide film structure on a substrate, gate electrode, and semiconductor deposition apparatus
TWI893183B (en) 2020-08-14 2025-08-11 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
KR20220026500A (en) 2020-08-25 2022-03-04 에이에스엠 아이피 홀딩 비.브이. Method of cleaning a surface
KR102855073B1 (en) 2020-08-26 2025-09-03 에이에스엠 아이피 홀딩 비.브이. Method and system for forming metal silicon oxide and metal silicon oxynitride
KR20220027772A (en) 2020-08-27 2022-03-08 에이에스엠 아이피 홀딩 비.브이. Method and system for forming patterned structures using multiple patterning process
TWI904232B (en) 2020-09-10 2025-11-11 荷蘭商Asm Ip私人控股有限公司 Methods for depositing gap filing fluids and related systems and devices
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
KR20220036866A (en) 2020-09-16 2022-03-23 에이에스엠 아이피 홀딩 비.브이. Silicon oxide deposition method
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
TWI889903B (en) 2020-09-25 2025-07-11 荷蘭商Asm Ip私人控股有限公司 Semiconductor processing method
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
KR20220045900A (en) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. Deposition method and an apparatus for depositing a silicon-containing material
CN114293174A (en) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 Gas supply unit and substrate processing apparatus including the same
TW202229613A (en) 2020-10-14 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing material on stepped structure
KR102873665B1 (en) 2020-10-15 2025-10-17 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device, and substrate treatment apparatus using ether-cat
TW202217037A (en) 2020-10-22 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Asm Ip私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
TW202229620A (en) 2020-11-12 2022-08-01 特文特大學 Deposition system, method for controlling reaction condition, method for depositing
TW202229795A (en) 2020-11-23 2022-08-01 荷蘭商Asm Ip私人控股有限公司 A substrate processing apparatus with an injector
TW202235649A (en) 2020-11-24 2022-09-16 荷蘭商Asm Ip私人控股有限公司 Methods for filling a gap and related systems and devices
TW202235675A (en) 2020-11-30 2022-09-16 荷蘭商Asm Ip私人控股有限公司 Injector, and substrate processing apparatus
US12255053B2 (en) 2020-12-10 2025-03-18 Asm Ip Holding B.V. Methods and systems for depositing a layer
TW202233884A (en) 2020-12-14 2022-09-01 荷蘭商Asm Ip私人控股有限公司 Method of forming structures for threshold voltage control
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
TW202232639A (en) 2020-12-18 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Wafer processing apparatus with a rotatable table
TW202242184A (en) 2020-12-22 2022-11-01 荷蘭商Asm Ip私人控股有限公司 Precursor capsule, precursor vessel, vapor deposition assembly, and method of loading solid precursor into precursor vessel
TW202231903A (en) 2020-12-22 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate
TW202226899A (en) 2020-12-22 2022-07-01 荷蘭商Asm Ip私人控股有限公司 Plasma treatment device having matching box
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
USD1099184S1 (en) 2021-11-29 2025-10-21 Asm Ip Holding B.V. Weighted lift pin
USD1060598S1 (en) 2021-12-03 2025-02-04 Asm Ip Holding B.V. Split showerhead cover

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0795543B2 (en) * 1985-10-29 1995-10-11 ソニー株式会社 Etching method
JPH0677180A (en) * 1992-08-24 1994-03-18 Fujitsu Ltd Manufacture of fine linear etching mask
US6423475B1 (en) 1999-03-11 2002-07-23 Advanced Micro Devices, Inc. Sidewall formation for sidewall patterning of sub 100 nm structures
JP4126517B2 (en) * 1999-04-08 2008-07-30 ソニー株式会社 Vapor processing equipment
JP2001160587A (en) * 1999-12-03 2001-06-12 Hitachi Ltd Method for manufacturing semiconductor integrated circuit device
JP2001308076A (en) * 2000-04-27 2001-11-02 Nec Corp Method for manufacturing semiconductor device
KR20030002145A (en) * 2001-06-30 2003-01-08 주식회사 하이닉스반도체 Method for forming pattern in semiconductor device
JP3775500B2 (en) * 2002-03-12 2006-05-17 ソニー株式会社 Method and apparatus for forming semiconductor thin film, and catalyst nozzle
KR100476924B1 (en) * 2002-06-14 2005-03-17 삼성전자주식회사 Method Of Forming Fine Pattern Of Semiconductor Device
US7271107B2 (en) * 2005-02-03 2007-09-18 Lam Research Corporation Reduction of feature critical dimensions using multiple masks
US7253118B2 (en) * 2005-03-15 2007-08-07 Micron Technology, Inc. Pitch reduced patterns relative to photolithography features
JP2007081160A (en) * 2005-09-14 2007-03-29 Fujitsu Ltd Manufacturing method of semiconductor device
US7662718B2 (en) * 2006-03-09 2010-02-16 Micron Technology, Inc. Trim process for critical dimension control for integrated circuits

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI450329B (en) * 2009-09-14 2014-08-21 東京威力科創股份有限公司 Method for forming mask pattern and method for manufacturing semiconductor device
TWI450317B (en) * 2010-04-02 2014-08-21 東京威力科創股份有限公司 Method for forming mask pattern and method for manufacturing semiconductor device

Also Published As

Publication number Publication date
KR20090032938A (en) 2009-04-01
JP2009099938A (en) 2009-05-07
JP5236983B2 (en) 2013-07-17
CN101399189A (en) 2009-04-01
TWI389202B (en) 2013-03-11
KR100967924B1 (en) 2010-07-06

Similar Documents

Publication Publication Date Title
TW200929358A (en) Method of manufacturing semiconductor device, apparatus for manufacturing semiconductor device, control program, and program storage medium
TWI737607B (en) Hard mask for patterning magnetic tunnel junctions
JP5178983B2 (en) Method for etching dual damascene structures in organosilicate glass
TWI236051B (en) A novel method of trimming technology
US9111874B2 (en) Semiconductor structures and fabrication method thereof
US20050130435A1 (en) Method of preventing damage to porous low-k materials during resist stripping
TW200929355A (en) Method of manufacturing semiconductor device, apparatus for manufacturing semiconductor device, control program, and program storage medium
KR20070107017A (en) Line edge roughness reduction method compatible with trimming
CN104733322B (en) Cored structure for the method for the fin that manufactures multi-gate device and for manufacturing fin
JP4677407B2 (en) Method for manufacturing semiconductor device having organic antireflection film (ARC)
JP2019535124A (en) Pre-cleaning method for superconductor interconnect manufacturing
TW200913012A (en) Method for forming micropatterns in semiconductor device
US20210074912A1 (en) Metal/Dielectric/Metal Hybrid Hard Mask To Define Ultra-Large Height Top Electrode For Sub 60nm MRAM Devices
WO2022100070A1 (en) Photoresist treatment method and self-aligned double patterning method
TWI693710B (en) Methods for forming a magnetic tunneling junction structure
CN104701145B (en) The forming method of semiconductor structure
CN1661799B (en) Semiconductor device
CN101587838B (en) Method for forming hole on dielectric layer
TW200824002A (en) Method for fabricating semiconductor device
TW200532800A (en) Method for fabricating a hard mask polysilicon gate
JP2012114287A (en) Patterned metal film and formation method therefor
JP2012174976A (en) Pattern formation method
US8071487B2 (en) Patterning method using stacked structure
CN112542376B (en) Semiconductor structure and method for forming the same
JP2008108788A (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees