[go: up one dir, main page]

TW200703105A - System and method for handling multi-cycle non-pipelined instruction sequencing - Google Patents

System and method for handling multi-cycle non-pipelined instruction sequencing

Info

Publication number
TW200703105A
TW200703105A TW095109175A TW95109175A TW200703105A TW 200703105 A TW200703105 A TW 200703105A TW 095109175 A TW095109175 A TW 095109175A TW 95109175 A TW95109175 A TW 95109175A TW 200703105 A TW200703105 A TW 200703105A
Authority
TW
Taiwan
Prior art keywords
instruction
execution unit
pipelined instruction
pipelined
result
Prior art date
Application number
TW095109175A
Other languages
English (en)
Inventor
Jonathan James Dement
Kurt Alan Feiste
David Scott Ray
David Shippy
Albert James Van Norstrand Jr
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of TW200703105A publication Critical patent/TW200703105A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3858—Result writeback, i.e. updating the architectural state or memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
TW095109175A 2005-03-31 2006-03-17 System and method for handling multi-cycle non-pipelined instruction sequencing TW200703105A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/097,741 US20060224864A1 (en) 2005-03-31 2005-03-31 System and method for handling multi-cycle non-pipelined instruction sequencing

Publications (1)

Publication Number Publication Date
TW200703105A true TW200703105A (en) 2007-01-16

Family

ID=37030358

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095109175A TW200703105A (en) 2005-03-31 2006-03-17 System and method for handling multi-cycle non-pipelined instruction sequencing

Country Status (4)

Country Link
US (1) US20060224864A1 (zh)
JP (1) JP2006285990A (zh)
CN (1) CN1841313A (zh)
TW (1) TW200703105A (zh)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7405949B2 (en) * 2005-12-09 2008-07-29 Samsung Electronics Co., Ltd. Memory system having point-to-point (PTP) and point-to-two-point (PTTP) links between devices
US8832416B2 (en) * 2007-05-24 2014-09-09 International Business Machines Corporation Method and apparatus for instruction completion stall identification in an information handling system
US8065505B2 (en) * 2007-08-16 2011-11-22 Texas Instruments Incorporated Stall-free pipelined cache for statically scheduled and dispatched execution
US8078843B2 (en) 2008-01-31 2011-12-13 International Business Machines Corporation Facilitating processing in a computing environment using an extended drain instruction
US8234484B2 (en) * 2008-04-09 2012-07-31 International Business Machines Corporation Quantifying completion stalls using instruction sampling
US20090276587A1 (en) * 2008-04-30 2009-11-05 Moyer William C Selectively performing a single cycle write operation with ecc in a data processing system
US7814300B2 (en) 2008-04-30 2010-10-12 Freescale Semiconductor, Inc. Configurable pipeline to process an operation at alternate pipeline stages depending on ECC/parity protection mode of memory access
JP5574816B2 (ja) * 2010-05-14 2014-08-20 キヤノン株式会社 データ処理装置及びデータ処理方法
JP5618670B2 (ja) 2010-07-21 2014-11-05 キヤノン株式会社 データ処理装置及びその制御方法
US9104416B2 (en) * 2012-02-05 2015-08-11 Jeffrey R. Eastlack Autonomous microprocessor re-configurability via power gating pipelined execution units using dynamic profiling
US9317294B2 (en) 2012-12-06 2016-04-19 International Business Machines Corporation Concurrent multiple instruction issue of non-pipelined instructions using non-pipelined operation resources in another processing core
US11029997B2 (en) 2013-07-15 2021-06-08 Texas Instruments Incorporated Entering protected pipeline mode without annulling pending instructions
US11048513B2 (en) 2013-07-15 2021-06-29 Texas Instruments Incorporated Entering protected pipeline mode with clearing
US9606803B2 (en) 2013-07-15 2017-03-28 Texas Instruments Incorporated Highly integrated scalable, flexible DSP megamodule architecture
JP6225554B2 (ja) * 2013-08-14 2017-11-08 富士通株式会社 演算処理装置及び演算処理装置の制御方法
US11561792B2 (en) 2015-06-08 2023-01-24 Qualcomm Incorporated System, apparatus, and method for a transient load instruction within a VLIW operation
WO2017135445A1 (ja) * 2016-02-05 2017-08-10 三菱電機株式会社 負荷工数見積装置、負荷工数見積方法、及び、プログラム
CN111242417B (zh) * 2019-12-30 2023-04-18 无锡动力工程股份有限公司 非流水线生产的制造流程定量管理方法及工具
CN112579172B (zh) * 2020-12-05 2022-09-23 西安翔腾微电子科技有限公司 一种非流水单元多周期同指令执行的处理电路及方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5067069A (en) * 1989-02-03 1991-11-19 Digital Equipment Corporation Control of multiple functional units with parallel operation in a microcoded execution unit
US5987594A (en) * 1997-06-25 1999-11-16 Sun Microsystems, Inc. Apparatus for executing coded dependent instructions having variable latencies
US5948098A (en) * 1997-06-30 1999-09-07 Sun Microsystems, Inc. Execution unit and method for executing performance critical and non-performance critical arithmetic instructions in separate pipelines
US7472259B2 (en) * 2000-12-06 2008-12-30 Analog Devices, Inc. Multi-cycle instructions
US7203817B2 (en) * 2001-09-24 2007-04-10 Broadcom Corporation Power consumption reduction in a pipeline by stalling instruction issue on a load miss

Also Published As

Publication number Publication date
JP2006285990A (ja) 2006-10-19
CN1841313A (zh) 2006-10-04
US20060224864A1 (en) 2006-10-05

Similar Documents

Publication Publication Date Title
TW200703105A (en) System and method for handling multi-cycle non-pipelined instruction sequencing
CN107346282B (zh) 用于微处理器的调试支持单元
WO2006004710A3 (en) Execution of hardware description language (hdl) programs
RU2012148401A (ru) Средство процессорной поддержки
HK56195A (en) Register scoreboarding extended to all multiple-cycle operations in a pipelined microprocessor
TW200837559A (en) Method and system for instruction stuffing operations during non-intrusive digital signal processor debugging
WO2009042658A3 (en) Method, system and apparatus for providing a boot loader of an embedded system
MY174573A (en) Controlling an order for processing data elements during vector processing
CN101593096A (zh) 一种共享寄存器相关性消除的实现方法
WO2008058154A3 (en) Using shared memory with an execute-in-place processor and a co-processor
CN101593097A (zh) 嵌入式同构对称双核risc微处理器的设计方法
GB2576288A (en) Generating and verifying hardware instruction traces including memory data contents
SG141399A1 (en) System and method for managing system management interrupts in a multiprocessor computer system
WO2004111838A3 (en) Method and data processor for reduced pipeline stalling
WO2004072848A8 (en) Method and apparatus for hazard detection and management in a pipelined digital processor
GB2468094A (en) DMA data transfer
WO2006094196A3 (en) Method and apparatus for power reduction in an heterogeneously- multi-pipelined processor
CA2533741A1 (en) Programmable delayed dispatch in a multi-threaded pipeline
CN101495960B (zh) 有效的中断返回地址保存机制
ATE436050T1 (de) Pipeline-asynchron-anweisungs-prozessorschaltun
WO2006075286A3 (en) A processor and its instruction issue method
CN106293641A (zh) 基于流水线重构的超长指令字体系架构性能模拟方法
TWI265455B (en) Integrated data processor
WO2004046914A3 (en) Vliw processor with copy register file
CN101615114B (zh) 完成两次乘法两次加法两次位移的微处理器实现方法