[go: up one dir, main page]

TW200634482A - Synchronizing registers - Google Patents

Synchronizing registers

Info

Publication number
TW200634482A
TW200634482A TW094145539A TW94145539A TW200634482A TW 200634482 A TW200634482 A TW 200634482A TW 094145539 A TW094145539 A TW 094145539A TW 94145539 A TW94145539 A TW 94145539A TW 200634482 A TW200634482 A TW 200634482A
Authority
TW
Taiwan
Prior art keywords
itc
cpus
cells
registers
cpu
Prior art date
Application number
TW094145539A
Other languages
English (en)
Inventor
Robert G Campbell
Original Assignee
Hewlett Packard Development Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Development Co filed Critical Hewlett Packard Development Co
Publication of TW200634482A publication Critical patent/TW200634482A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/14—Time supervision arrangements, e.g. real time clock
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Hardware Redundancy (AREA)
TW094145539A 2005-01-21 2005-12-21 Synchronizing registers TW200634482A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/040,756 US7437587B2 (en) 2005-01-21 2005-01-21 Method and system for updating a value of a slow register to a value of a fast register

Publications (1)

Publication Number Publication Date
TW200634482A true TW200634482A (en) 2006-10-01

Family

ID=36589659

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094145539A TW200634482A (en) 2005-01-21 2005-12-21 Synchronizing registers

Country Status (6)

Country Link
US (1) US7437587B2 (zh)
EP (1) EP1684168B1 (zh)
JP (1) JP2006202285A (zh)
CN (1) CN100555268C (zh)
DE (1) DE602006006877D1 (zh)
TW (1) TW200634482A (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080229062A1 (en) * 2007-03-12 2008-09-18 Lorenzo Di Gregorio Method of sharing registers in a processor and processor
RU2390953C1 (ru) * 2008-11-14 2010-05-27 Михаил Дмитриевич Косткин Способ синхронизации микрокомпьютеров, например бортовых компьютеров, параллельно работающих в сети
US8169850B2 (en) * 2009-04-27 2012-05-01 Intel Corporation Forming multiprocessor systems using dual processors
US9720834B2 (en) * 2015-12-11 2017-08-01 Oracle International Corporation Power saving for reverse directory
US10162680B2 (en) * 2016-12-13 2018-12-25 GM Global Technology Operations LLC Control of data exchange between a primary core and a secondary core using a freeze process flag and a data frozen flag in real-time
US20190101952A1 (en) * 2017-09-30 2019-04-04 Intel Corporation Processors and methods for configurable clock gating in a spatial array

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5001730A (en) 1989-03-31 1991-03-19 International Business Machines Corporation Clock synchronization algorithm for address independent networks
US6311283B1 (en) * 1998-09-17 2001-10-30 Apple Computer, Inc. Need based synchronization of computer system time clock to reduce loading on network server
US6389547B1 (en) * 1999-03-19 2002-05-14 Sony Corporation Method and apparatus to synchronize a bus bridge to a master clock
AU6126499A (en) 1999-09-17 2001-04-24 Comuniq Asa Method for synchronizing clocks in electronic units connected to a multi processor data bus
US6502141B1 (en) 1999-12-14 2002-12-31 International Business Machines Corporation Method and system for approximate, monotonic time synchronization for a multiple node NUMA system
US6907472B2 (en) * 2001-03-30 2005-06-14 Yitran Communications Ltd. Distributed synchronization mechanism for shared communications media based networks
US7093080B2 (en) * 2003-10-09 2006-08-15 International Business Machines Corporation Method and apparatus for coherent memory structure of heterogeneous processor systems
US20060047849A1 (en) * 2004-06-30 2006-03-02 Mukherjee Shubhendu S Apparatus and method for packet coalescing within interconnection network routers
US7213106B1 (en) * 2004-08-09 2007-05-01 Sun Microsystems, Inc. Conservative shadow cache support in a point-to-point connected multiprocessing node
US7308538B2 (en) * 2004-11-04 2007-12-11 International Business Machines Corporation Scope-based cache coherence

Also Published As

Publication number Publication date
CN100555268C (zh) 2009-10-28
US7437587B2 (en) 2008-10-14
EP1684168B1 (en) 2009-05-20
US20060168465A1 (en) 2006-07-27
DE602006006877D1 (de) 2009-07-02
JP2006202285A (ja) 2006-08-03
CN1831805A (zh) 2006-09-13
EP1684168A2 (en) 2006-07-26
EP1684168A3 (en) 2006-08-23

Similar Documents

Publication Publication Date Title
WO2008067490A3 (en) Parallel grid population
WO2008118805A3 (en) Processor with adaptive multi-shader
EP4554097A3 (en) Simd computing system
GB0516362D0 (en) High-availability cluster with proactive maintenance
TW200703009A (en) Microprocessor, microprocessor interface system and method of performing a half-width data transaction on a system bus
ATE426367T1 (de) Gerat zum halten von schrauben in einer platte
TWI350436B (en) Startup circuit, bandgap voltage genertor utilizing the startup circuit, and startup method thereof
GB0328542D0 (en) Data element size control within parallel lanes of processing
WO2011066513A3 (en) Path preserving design partitioning with redundancy
TW200713036A (en) Selecting multiple threads for substantially concurrent processing
SG140573A1 (en) Image-processing apparatus, image processing method and image processing program
WO2007127227A3 (en) System and method for separating multi-workload processor utilization on a metered computer system
TW200634482A (en) Synchronizing registers
TW200742253A (en) Integrated circuit with signal bus formed by cell abutment of logic cells
TW200700813A (en) Jig for substrate and method of fabricating the same
ATE403903T1 (de) Kontext-scheduling
TW200603323A (en) Angled elongated features for improved alignment process integration
ATE476681T1 (de) Gehäuseeinheit zum aufwickeln von drahtelementen
SG127673A1 (en) Precision, high speed delay system for providing delayed clock edges with new delay values every clock period
TW200638267A (en) Method for adjusting CPU speed of an electronic appliance
DE60327953D1 (de) Prozessor mit anforderungsgesteuerter taktdrosselung zur leistungsreduzierung
TW200702985A (en) Method and system of changing a startup list of programs to determine whether computer system performance increases
TW200615737A (en) Apparatus and method for generating a clock signal
TW200643799A (en) Register-collecting mechanism for multi-threaded processors and method using the same
TW200636493A (en) Unified single-core & multi-mode processor and its program execution method