TW200601703A - Phase locked loop circuit - Google Patents
Phase locked loop circuitInfo
- Publication number
- TW200601703A TW200601703A TW093117681A TW93117681A TW200601703A TW 200601703 A TW200601703 A TW 200601703A TW 093117681 A TW093117681 A TW 093117681A TW 93117681 A TW93117681 A TW 93117681A TW 200601703 A TW200601703 A TW 200601703A
- Authority
- TW
- Taiwan
- Prior art keywords
- coupled
- input end
- current
- phase locked
- locked loop
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 abstract 2
- 230000008878 coupling Effects 0.000 abstract 1
- 238000010168 coupling process Methods 0.000 abstract 1
- 238000005859 coupling reaction Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW093117681A TWI233265B (en) | 2004-06-18 | 2004-06-18 | Phase locked loop circuit |
| US11/086,541 US20050280453A1 (en) | 2004-06-18 | 2005-03-22 | Phase locked loop circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW093117681A TWI233265B (en) | 2004-06-18 | 2004-06-18 | Phase locked loop circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TWI233265B TWI233265B (en) | 2005-05-21 |
| TW200601703A true TW200601703A (en) | 2006-01-01 |
Family
ID=35479986
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW093117681A TWI233265B (en) | 2004-06-18 | 2004-06-18 | Phase locked loop circuit |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20050280453A1 (zh) |
| TW (1) | TWI233265B (zh) |
Families Citing this family (46)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8160864B1 (en) | 2000-10-26 | 2012-04-17 | Cypress Semiconductor Corporation | In-circuit emulator and pod synchronized boot |
| US7765095B1 (en) | 2000-10-26 | 2010-07-27 | Cypress Semiconductor Corporation | Conditional branching in an in-circuit emulation system |
| US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
| US8149048B1 (en) | 2000-10-26 | 2012-04-03 | Cypress Semiconductor Corporation | Apparatus and method for programmable power management in a programmable analog circuit block |
| US8103496B1 (en) | 2000-10-26 | 2012-01-24 | Cypress Semicondutor Corporation | Breakpoint control in an in-circuit emulation system |
| US6724220B1 (en) | 2000-10-26 | 2004-04-20 | Cyress Semiconductor Corporation | Programmable microcontroller architecture (mixed analog/digital) |
| US7406674B1 (en) | 2001-10-24 | 2008-07-29 | Cypress Semiconductor Corporation | Method and apparatus for generating microcontroller configuration information |
| US8078970B1 (en) | 2001-11-09 | 2011-12-13 | Cypress Semiconductor Corporation | Graphical user interface with user-selectable list-box |
| US8042093B1 (en) | 2001-11-15 | 2011-10-18 | Cypress Semiconductor Corporation | System providing automatic source code generation for personalization and parameterization of user modules |
| US7774190B1 (en) | 2001-11-19 | 2010-08-10 | Cypress Semiconductor Corporation | Sleep and stall in an in-circuit emulation system |
| US6971004B1 (en) | 2001-11-19 | 2005-11-29 | Cypress Semiconductor Corp. | System and method of dynamically reconfiguring a programmable integrated circuit |
| US8069405B1 (en) | 2001-11-19 | 2011-11-29 | Cypress Semiconductor Corporation | User interface for efficiently browsing an electronic document using data-driven tabs |
| US7770113B1 (en) | 2001-11-19 | 2010-08-03 | Cypress Semiconductor Corporation | System and method for dynamically generating a configuration datasheet |
| US7844437B1 (en) | 2001-11-19 | 2010-11-30 | Cypress Semiconductor Corporation | System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit |
| US8103497B1 (en) | 2002-03-28 | 2012-01-24 | Cypress Semiconductor Corporation | External interface for event architecture |
| US7308608B1 (en) | 2002-05-01 | 2007-12-11 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
| US7761845B1 (en) | 2002-09-09 | 2010-07-20 | Cypress Semiconductor Corporation | Method for parameterizing a user module |
| US7295049B1 (en) | 2004-03-25 | 2007-11-13 | Cypress Semiconductor Corporation | Method and circuit for rapid alignment of signals |
| US8286125B2 (en) | 2004-08-13 | 2012-10-09 | Cypress Semiconductor Corporation | Model for a hardware device-independent method of defining embedded firmware for programmable systems |
| US8069436B2 (en) | 2004-08-13 | 2011-11-29 | Cypress Semiconductor Corporation | Providing hardware independence to automate code generation of processing device firmware |
| US7332976B1 (en) | 2005-02-04 | 2008-02-19 | Cypress Semiconductor Corporation | Poly-phase frequency synthesis oscillator |
| US7400183B1 (en) | 2005-05-05 | 2008-07-15 | Cypress Semiconductor Corporation | Voltage controlled oscillator delay cell and method |
| US8089461B2 (en) | 2005-06-23 | 2012-01-03 | Cypress Semiconductor Corporation | Touch wake for electronic devices |
| JP4327144B2 (ja) * | 2005-09-30 | 2009-09-09 | 富士通マイクロエレクトロニクス株式会社 | Pll回路におけるアクティブフィルタ。 |
| US8085067B1 (en) | 2005-12-21 | 2011-12-27 | Cypress Semiconductor Corporation | Differential-to-single ended signal converter circuit and method |
| US7777541B1 (en) | 2006-02-01 | 2010-08-17 | Cypress Semiconductor Corporation | Charge pump circuit and method for phase locked loop |
| US8067948B2 (en) | 2006-03-27 | 2011-11-29 | Cypress Semiconductor Corporation | Input/output multiplexer bus |
| US8593216B2 (en) * | 2006-06-30 | 2013-11-26 | Qualcomm Incorporated | Loop filter with noise cancellation |
| US8026739B2 (en) | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
| US8040266B2 (en) | 2007-04-17 | 2011-10-18 | Cypress Semiconductor Corporation | Programmable sigma-delta analog-to-digital converter |
| US8092083B2 (en) | 2007-04-17 | 2012-01-10 | Cypress Semiconductor Corporation | Temperature sensor with digital bandgap |
| US9564902B2 (en) | 2007-04-17 | 2017-02-07 | Cypress Semiconductor Corporation | Dynamically configurable and re-configurable data path |
| US8516025B2 (en) | 2007-04-17 | 2013-08-20 | Cypress Semiconductor Corporation | Clock driven dynamic datapath chaining |
| US8130025B2 (en) | 2007-04-17 | 2012-03-06 | Cypress Semiconductor Corporation | Numerical band gap |
| US7737724B2 (en) | 2007-04-17 | 2010-06-15 | Cypress Semiconductor Corporation | Universal digital block interconnection and channel routing |
| US8266575B1 (en) | 2007-04-25 | 2012-09-11 | Cypress Semiconductor Corporation | Systems and methods for dynamically reconfiguring a programmable system on a chip |
| US8065653B1 (en) | 2007-04-25 | 2011-11-22 | Cypress Semiconductor Corporation | Configuration of programmable IC design elements |
| US9720805B1 (en) | 2007-04-25 | 2017-08-01 | Cypress Semiconductor Corporation | System and method for controlling a target device |
| US8049569B1 (en) | 2007-09-05 | 2011-11-01 | Cypress Semiconductor Corporation | Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes |
| US9448964B2 (en) | 2009-05-04 | 2016-09-20 | Cypress Semiconductor Corporation | Autonomous control in a programmable system |
| GB2473179A (en) * | 2009-07-24 | 2011-03-09 | Texas Instruments Ltd | Phase locked loop with leakage current compensation circuit |
| CN102064825A (zh) * | 2010-12-15 | 2011-05-18 | 硅谷数模半导体(北京)有限公司 | 时钟与数据恢复电路以及具有该电路的集成芯片 |
| RU2592719C2 (ru) * | 2012-03-16 | 2016-07-27 | Интел Корпорейшн | Генератор опорного напряжения с низким импедансом |
| TWI474625B (zh) * | 2012-05-11 | 2015-02-21 | Realtek Semiconductor Corp | 鎖相迴路電路 |
| CN115152147A (zh) * | 2020-03-03 | 2022-10-04 | 华为技术有限公司 | 一种锁相环电路 |
| CN117930146A (zh) * | 2022-10-25 | 2024-04-26 | 加特兰微电子科技(上海)有限公司 | 电荷泵电路、锁相环、雷达传感器及电子设备 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11163696A (ja) * | 1997-11-26 | 1999-06-18 | Fujitsu Ltd | 周波数比較器及びこれを用いたクロック再生回路 |
| US6229361B1 (en) * | 1999-02-10 | 2001-05-08 | Texas Instruments Incorporated | Speed-up charge pump circuit to improve lock time for integer-N or fractional-N GSM wireless data/voice applications |
| EP1282234A1 (en) * | 2001-07-31 | 2003-02-05 | Texas Instruments Incorporated | Loop filter architecture |
| US7161436B2 (en) * | 2002-11-27 | 2007-01-09 | Mediatek Inc. | Charge pump structure for reducing capacitance in loop filter of a phase locked loop |
| US7015735B2 (en) * | 2003-12-19 | 2006-03-21 | Renesas Technology Corp. | Semiconductor integrated circuit having built-in PLL circuit |
-
2004
- 2004-06-18 TW TW093117681A patent/TWI233265B/zh not_active IP Right Cessation
-
2005
- 2005-03-22 US US11/086,541 patent/US20050280453A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| US20050280453A1 (en) | 2005-12-22 |
| TWI233265B (en) | 2005-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200601703A (en) | Phase locked loop circuit | |
| WO2008149881A1 (ja) | 電圧電流変換器およびこれを用いたフィルタ回路 | |
| WO2008033814A3 (en) | Feedback topology delta-sigma modulator having an ac-coupled feedback path | |
| EP1519473A3 (en) | Synchronization of multiphase synthetic ripple voltage regulator | |
| TW200737660A (en) | Charge pump circuit, clock generator, and related method thereof | |
| WO2013063387A3 (en) | Inductance based parallel amplifier phase compensation | |
| TW200627806A (en) | High voltage level shifting by capacitive coupling | |
| WO2003055075A3 (en) | Self-calibrating phase locked loop charge pump system & method | |
| TW200501570A (en) | Noise filter and electronic apparatus having the same | |
| CN103178697B (zh) | 输出正负电压的电源系统 | |
| EP1739828A8 (en) | Phase shift circuit and multibit phase shifter | |
| MY143340A (en) | A filter for a modulator and methods thereof | |
| TWI256769B (en) | Noise filter | |
| WO2008108201A1 (ja) | 高周波用電圧制御発振回路 | |
| EP1710898A3 (de) | Umschaltbarer Spannungswandler | |
| EP1249971A3 (en) | Network Interface Using Programmable Delay and Frequency Doubler | |
| CN103117659A (zh) | 一种串联负载谐振变换器的电流闭环控制电路 | |
| TW200705784A (en) | Charge pump circuit and method of operating the same | |
| TW200733568A (en) | Differential charge pump | |
| TW200740074A (en) | Power supply with ripple attenuator | |
| DE60316555D1 (de) | Ladungspumpeschaltung | |
| WO2004100356A3 (en) | Global loop integrating modulator | |
| EP1241789A3 (en) | Network interface with double data rate and delay locked loop | |
| TW200709541A (en) | DC/DC converter with improved stability | |
| CN104617776A (zh) | 超宽输入电压范围dc-dc电源反激变换器控制方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |