KR960007663B1 - Multi-channel Dual Phase Shift Keying Modulation Circuit Using Direct Digital Synthesis in Code Division Multiple Access Communication System - Google Patents
Multi-channel Dual Phase Shift Keying Modulation Circuit Using Direct Digital Synthesis in Code Division Multiple Access Communication System Download PDFInfo
- Publication number
- KR960007663B1 KR960007663B1 KR1019930031336A KR930031336A KR960007663B1 KR 960007663 B1 KR960007663 B1 KR 960007663B1 KR 1019930031336 A KR1019930031336 A KR 1019930031336A KR 930031336 A KR930031336 A KR 930031336A KR 960007663 B1 KR960007663 B1 KR 960007663B1
- Authority
- KR
- South Korea
- Prior art keywords
- channel
- digital
- signal
- frequency
- modulation circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/10—Code generation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/20—Modulator circuits; Transmitter circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래 아날로그 다중 채널 방식의 BPSK 변조회로도.1 is a conventional analog multi-channel BPSK modulation circuit diagram.
제2도는 본 발명에 적용되는 직접 디지탈 합성 방식을 이용한 다중 채널 BPSK 변조회로도.2 is a multi-channel BPSK modulation circuit diagram using a direct digital synthesis scheme applied to the present invention.
제3도는 본 발명에 적용되는 BPSK 변조회로의 각부 파형도.3 is a waveform diagram of each part of a BPSK modulation circuit according to the present invention.
* 도면의 주요 부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings
10 : DDS 12 : 디지탈 가산부,10: DDS 12: digital adder,
14 : 디지탈 다중 채널 BPSK 변조부14: digital multi-channel BPSK modulator
16 : 디지탈/아날로그 변환부16: digital / analog converter
18 : 대역통과필터 20 : 채널 파워 믹싱부18: band pass filter 20: channel power mixing unit
본 발명은 이중 위상 시프트 키잉(Biphase Shift Keying : 이하 BPSK라 칭함) 변조회로에 관한 것으로, 특히 코드분할 다원접속(Code Division Multiple Access : 이하 CDMA이라 칭함) 방식의 통신 시스템에 있어서 직접 디지탈 합성기(Direct Digital Synthesizer : 이하 DDS라 칭함)를 이용한 다중 채널 BPSK 변조회로에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a biphase shift keying (BPSK) modulation circuit, and in particular, a direct digital synthesizer in a code division multiple access (CDMA) communication system. Digital Synthesizer (hereinafter referred to as DDS) relates to a multi-channel BPSK modulation circuit.
일반적으로 다중접속(Multiple Access) 통신 시스템중의 한 예로 CDMA(Code Division Multiple Access) 방식이 있다. 통상적으로 상기 CDMA 방식은 동일한 무선 주파수(Radio Frequency)에 코드를 분활시켜 전송하는 다중접속 방식으로 아날로그 통신 시스템에 비해 가입자 용량을 크게 증가시킬 수 있고, 이것의 성능은 파워네어(Power Control)에 의해 좌우된다. 상기 파워제어는 기지국(Base Station)에서 수신할 때, 각 이동국(Mobile Station)들로부터 수신되는 신호를 일정한 레벨로 유지시켜 원근문제를 해결하는 역방향 파워제어와, 기지국에서 송신 레벨을 조절하여 동일한 무선 주파수를 사용하는 인접 셀(Cell)의 영향을 줄여주는 순방향 파워제어가 있다. 이러한 CDMA 방식의 통신 시스템에 있어서 이용되는 종래 BPSK 변조회로는 제1도에 도시된 바와 같은 BPSK 변조회로로 되어 있다. 종래 BPSK 변조회로는 채널(ch1~chN)의 디지탈신호를 가산기(2)로부터 아날로그신호로 변환되어 저역통과필터(4)를 통해 고주파 성분을 제거하고, 이중평형믹서(Double Blanced Mixer : 이하 DBM이라 칭함)(6)에서 고주파 성분이 제거된 상기 아날로그신호파와 국부발진기(8)로부터 발생한 국부 주파수를 BPSK 변환하도록 되어 있다.In general, one example of a multiple access communication system is a code division multiple access (CDMA) scheme. In general, the CDMA scheme is a multiple access scheme in which a code is divided and transmitted on the same radio frequency, thereby greatly increasing subscriber capacity compared to an analog communication system, and its performance is controlled by power control. Depends. The power control, when received at the base station (base station), maintains a signal received from each mobile station (mobile stations) at a constant level to solve the problem of perspective, and reverse power control to adjust the transmission level at the base station to the same wireless There is forward power control that reduces the influence of adjacent cells using frequency. The conventional BPSK modulation circuit used in such a CDMA communication system is a BPSK modulation circuit as shown in FIG. The conventional BPSK modulation circuit converts the digital signal of the channels ch 1 to ch N into an analog signal from the adder 2 to remove the high frequency components through the low pass filter 4, and then uses a Double Blanced Mixer. The analog signal wave from which the high frequency component has been removed and the local frequency generated from the local oscillator 8 are BPSK-converted.
그러나 종래 BPSK 변조회로에서 각 채널의 디지탈신호를 아날로그적으로 가산함으로써, 국부주파수를 발생해 주기 위한 회로를 부가적으로 꾸며야 하며, 각 채널의 저항소자의 변동에 따라 채널 특성이 달라질 수 있고, 이에 따라 고주파 왜곡이 발생할 수 있어 전체 통신 시스템 성능에 크게 영향을 주는 문제점이 발생하였다.However, in the conventional BPSK modulation circuit, by adding the digital signal of each channel analoguely, a circuit for generating a local frequency must be additionally provided, and channel characteristics may vary according to variations of resistance elements of each channel. Accordingly, high frequency distortion may occur, which greatly affects the performance of the entire communication system.
따라서 본 발명의 목적은 DDS를 이용하여 합성 주파수를 발생함으로써 정확한 주파수 및 위상을 가지고, BPSK 변조회로에서 변조 특성이 변화하지 않고, 고주파왜곡이 발생하지 않도록 하여 전체 통신 시스템 성능에 영향을 주지 않는 다중 채널 BPSK 변조회로를 제공하는데 있다.Accordingly, an object of the present invention is to generate a composite frequency using DDS, which has an accurate frequency and phase, and does not change the modulation characteristics in the BPSK modulation circuit and does not affect the overall communication system performance by preventing high frequency distortion from occurring. The present invention provides a channel BPSK modulation circuit.
상술한 본 발명의 목적을 달성하기 위한 본 발명은 소정의 채널 주파수신호에 따라 소정의 디지탈 주파수 룩업 테이블(Digital Frequency Look-Up Table)을 이용하여 디지탈적으로 주파수를 합성하여 합성 주파수신호를 발생하는 직접 디지탈 합성수단과, 소정의 각 채널 디지탈신호를 소정의 각 채널 순방향 파워제어신호(Channel Power Control Signal)와 믹싱하여 각 채널 파워신호를 발생하는 채널 파워 믹싱수단과, 상기 채널 파워 믹싱수단으로부터 발생된 각 채널 파워신호를 디지탈적으로 가산하여 디지탈 다중 채널 파워신호를 발생하는 디지탈 가산수단과, 상기 직접 다지탈 합성수단로부터 발생된 합성 주파수신호와 상기 디지탈 가산수단으로부터 발생된 디지탈 다중 채널 파워신호를 승산하여 디지탈 다중 채널 BPSK 변조신호를 발생하는 디지탈 다중 채널 BPSK 변조수단과, 상기 디지탈 다중 채널 BPSK 변조수단으로부터 발생된 디지탈 다중 채널 BPSK 변조신호를 아날로그 다중 채널 BPSK 변조신호로 변환하는 디지탈/아날로그 변환수단과, 상기 디지탈/아날로그 변환수단으로부터 변환된 아날로그 다중 채널 BPSK 변조신호에 일정한 대역폭을 가진 최종 변조신호를 통과시키는 대역통과필터로 구성됨을 특징으로 한다.The present invention for achieving the above object of the present invention generates a synthesized frequency signal by digitally synthesizing a frequency using a predetermined digital frequency look-up table according to a predetermined channel frequency signal Direct digital synthesizing means, channel power mixing means for mixing each predetermined channel digital signal with each predetermined channel forward power control signal to generate each channel power signal, and from the channel power mixing means. Digital addition means for digitally adding the respective channel power signals, and generating a digital multi-channel power signal, a synthesized frequency signal generated from the direct digital synthesizing means and a digital multi-channel power signal generated from the digital adding means. Digital multichannel BPSK multiplied to generate digital multichannel BPSK modulated signals Digital / analog conversion means for converting a digital multi-channel BPSK modulation signal generated from the digital multi-channel BPSK modulation means into an analog multi-channel BPSK modulation signal, and an analog multi-channel BPSK converted from the digital / analog conversion means. A band pass filter for passing the final modulated signal having a constant bandwidth to the modulated signal.
이하 본 발명에 첨부된 도면을 참조하여 상세히 설명한다.Hereinafter, with reference to the accompanying drawings of the present invention will be described in detail.
제2도는 본 발명에 적용되는 직접 디지탈 합성 방식을 이용한 다중 채널 BPSK 변조회로도로서, 소정의 채널 주파수신호에 따라 소정의 디지탈 주파수 룩업 테이블을 이용하여 디지탈적으로 주파수를 합성하여 합성 주파수신호를 발생하는 DDS(10)와, 소정의 각 채널 디지탈신호를 소정의 각 채널 순방향 파워제어신호와 믹싱하여 각 채널 파워신호를 발생하는 채널 파워 믹싱부(20)와, 상기 채널 파워 믹싱부(20)로부터 발생된 각 채널 파워신호를 디지탈적으로 가산하여 디지탈 다중 채널 파워신호를 발생하는 디지탈 가산부(12)와, 상기 DDS(10)로부터 발생된 합성 주파수신호와 상기 디지탈 가산부(12)로부터 발생된 디지탈 다중 채널 파워신호를 승산하여 디지탈 다중 채널 BPSK 변조신호를 디지탈 다중 채널 BPSK 변조부(14)와, 상기 디지탈 다중 채널 BPSK 변조부(14)로부터 발생된 디지탈 다중 채널 BPSK 변조신호를 아날로그 다중 채널 BPSK로 변환하는 디지탈/아날로그 변환부(16)와, 상기 디지탈/아날로그 변환부(16)로부터 변환된 아날로그 다중 채널 BPSK 변조신호에서 일정항 대역폭을 가진 최종 변조신호를 통과시키는 대역통과 필터(18)로 구성되어 있다. 상기 구성중 DDS(10)는 입력된 채널 주파수신호에 따라 디지탈 룩업 테이블을 이용하여 디지탈적으로 합성하는 방식으로 직류신호부터 주된 클럭의 나이키스트 레이트까지 1HZ 주파수 이하 스텝으로 주파수를 합성할 수 있다.2 is a diagram of a multi-channel BPSK modulation circuit using a direct digital synthesis method applied to the present invention, in which a frequency is synthesized by digitally synthesizing a frequency using a predetermined digital frequency lookup table according to a predetermined channel frequency signal. Generated from the channel power mixing unit 20 and the channel power mixing unit 20 for mixing the DDS 10, each predetermined channel digital signal with each predetermined channel forward power control signal to generate each channel power signal. A digital adder 12 which digitally adds the respective channel power signals to generate a digital multi-channel power signal, a composite frequency signal generated from the DDS 10 and a digital adder 12 generated from the digital adder 12 The digital multi-channel BPSK modulator 14 and the digital multi-channel BPSK modulator 1 multiply the digital multi-channel BPSK modulated signal by multiplying the multi-channel power signal. A digital / analog converter 16 for converting the digital multi-channel BPSK modulated signal generated from 4) to an analog multi-channel BPSK, and a constant term in the analog multi-channel BPSK modulated signal converted from the digital / analog converter 16 It consists of a bandpass filter 18 for passing the final modulated signal with bandwidth. In the above configuration, the DDS 10 may synthesize the frequency in steps of 1HZ frequency or less from the DC signal to the Nyquist rate of the main clock in a digital synthesis method using a digital lookup table according to the input channel frequency signal.
제3도는 본 발명에 적용되는 BPSK 변조회로의 각부 파형도로서, (1)은 DDS(10)로부터 발생된 합성 주파수신호의 파형이고, (2)는 디지탈 가산부(12)로부터 발생된 디지탈 다중 채널 파워신호의 파형이고, (3)는 디지탈 다중 채널 BPSK 변조부(14)로부터 발생된 디지탈 다중 채널 BPSK 변조신호의 파형이고, (4)는 디지탈/아날로그 변환부(16)로부터 발생된 아날로그 다중 채널 BPSK 변조신호의 파형이고, (5)는 대역통과필터(18)로부터 여파된 최종 변조신호이다.3 is a waveform diagram of each part of the BPSK modulation circuit according to the present invention, where 1 is a waveform of a synthesized frequency signal generated from the DDS 10, and 2 is a digital multiplex generated from the digital adder 12. FIG. (3) is a waveform of the digital multichannel BPSK modulated signal generated from the digital multichannel BPSK modulator 14, and (4) is an analog multiplex generated from the digital / analog converter 16. Waveform of the channel BPSK modulated signal, (5) is the final modulated signal filtered from the bandpass filter 18.
상술한 구성과 파형도에 의거 본 발명을 제2도 및 제3도를 참조하여 상세히 설명한다.The present invention will be described in detail with reference to FIGS. 2 and 3 based on the above-described configuration and waveform diagram.
먼저 DDS(10)는 BPSK 변조회로에 입력된 소정의 채널 주파수에 따라 디지탈 주파수 룩업 테이블을 이용하여 디지탈적으로 주파수를 합성하여 제3도(1)과 같은 합성 주파수신호를 발생한다. 또한 채널 파워 믹싱부(20)는 상기 BPSK 변조회로에 입력된 소정의 각 채널 디지탈신호와 소정의 각 채널 순방향 파워제어신호를 픽싱하여 각 믹싱 채널 파워를 발생한다. 이때 디지탈 가산부(12)는 상기 채널 파워 믹싱부(20)로부터 발생된 각 믹싱 채널 파워신호를 디지탈적으로 가산하여 제3도(2)와 같은 디지탈 다중 채널 파워신호를 발생한다. 이에 따라 디지탈 다중 채널 BPSK 변조부(14)는 상기 주파수합성부(10)로부터 발생된 합성 주파수신호와 상기 디지탈 가산부(12)로부터 발생된 디지탈 다중 채널 파워신호를 승산하여 제3도(3)과 같은 디지탈 다중 채널 BPSK 변조신호를 발생하여 디지탈/아날로그 변환부(16)로 출력한다. 상기 디지탈 다중 채널 BPSK 변조신호를 수신한 상기 디지탈/아날로그 변환부(16)는 제3도(4)와 같은 아날로그 다중 채널 BPSK 변조신호로 변환하여 대역통과필터(18)는 제3도(5)와 같이 국부주파수에서 데이터 레이트의 2배 대역폭을 갖고, 그외의 부분은 필터링하여 변조된 신호중 주된 최종 변조신호만을 출력한다.First, the DDS 10 digitally synthesizes frequencies using a digital frequency lookup table according to a predetermined channel frequency input to a BPSK modulation circuit to generate a synthesized frequency signal as shown in FIG. In addition, the channel power mixing unit 20 generates respective mixing channel powers by fixing the predetermined channel digital signals and the predetermined channel forward power control signals inputted to the BPSK modulation circuit. At this time, the digital adder 12 digitally adds each mixing channel power signal generated from the channel power mixer 20 to generate a digital multi-channel power signal as shown in FIG. Accordingly, the digital multi-channel BPSK modulator 14 multiplies the synthesized frequency signal generated from the frequency synthesizer 10 and the digital multi-channel power signal generated from the digital adder 12 to generate a third multiplier (3). A digital multi-channel BPSK modulated signal, such as, is generated and output to the digital / analog converter 16. The digital / analog converter 16 receiving the digital multi-channel BPSK modulated signal converts the signal into an analog multi-channel BPSK modulated signal as shown in FIG. It has a bandwidth twice the data rate at the local frequency, and the other part is filtered to output only the main final modulated signal of the modulated signal.
상술한 바와 같이 국부주파수를 이용하지 않고 DDS를 이용하여 합성 주파수를 발생하도록 함으로써, 정확한 주파수 및 위상을 구현할 수 있고, 이에 따라 BPSK 변조회로에서 변조 특성이 변화하지 않고, 고주파 왜곡이 발생하지 않도록 하여 전체 통신 시스템 성능에 영향을 주지 않는 다중 채널 BPSK 변조회로를 얻을 수 있는 이점이 있다.As described above, by generating the synthesized frequency using the DDS without using the local frequency, accurate frequency and phase can be realized, and thus the modulation characteristics of the BPSK modulation circuit do not change and the high frequency distortion does not occur. The advantage is that a multichannel BPSK modulator can be obtained which does not affect the overall communication system performance.
Claims (4)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019930031336A KR960007663B1 (en) | 1993-12-30 | 1993-12-30 | Multi-channel Dual Phase Shift Keying Modulation Circuit Using Direct Digital Synthesis in Code Division Multiple Access Communication System |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019930031336A KR960007663B1 (en) | 1993-12-30 | 1993-12-30 | Multi-channel Dual Phase Shift Keying Modulation Circuit Using Direct Digital Synthesis in Code Division Multiple Access Communication System |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR950022268A KR950022268A (en) | 1995-07-28 |
| KR960007663B1 true KR960007663B1 (en) | 1996-06-08 |
Family
ID=19374319
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019930031336A Expired - Lifetime KR960007663B1 (en) | 1993-12-30 | 1993-12-30 | Multi-channel Dual Phase Shift Keying Modulation Circuit Using Direct Digital Synthesis in Code Division Multiple Access Communication System |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR960007663B1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100547713B1 (en) * | 1998-10-20 | 2006-03-23 | 삼성전자주식회사 | Variable Channel Device for Wideband Code Division Multiple Access System |
-
1993
- 1993-12-30 KR KR1019930031336A patent/KR960007663B1/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100547713B1 (en) * | 1998-10-20 | 2006-03-23 | 삼성전자주식회사 | Variable Channel Device for Wideband Code Division Multiple Access System |
Also Published As
| Publication number | Publication date |
|---|---|
| KR950022268A (en) | 1995-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4761798A (en) | Baseband phase modulator apparatus employing digital techniques | |
| RU2121755C1 (en) | Power amplifier combined with amplitude- and phase-modulation controllers | |
| US6002923A (en) | Signal generation in a communications transmitter | |
| US6101224A (en) | Method and apparatus for generating a linearly modulated signal using polar modulation | |
| US7039122B2 (en) | Method and apparatus for generating a composite signal | |
| US5179360A (en) | Transmitting/receiving apparatus switchable between digital and analog modulation modes | |
| EP0613264B1 (en) | Group modulator | |
| US6850750B2 (en) | Radio set and frequency converting method therefor | |
| KR100384434B1 (en) | Method and apparatus for performing a modulation | |
| EP1730915A1 (en) | A method of and an apparatus for effecting a smooth transition between adjacent symbol bursts transmitted in different modulation formats | |
| US5473290A (en) | Variable-throughput digital modulator and its use in FM radio broadcasting | |
| KR960007663B1 (en) | Multi-channel Dual Phase Shift Keying Modulation Circuit Using Direct Digital Synthesis in Code Division Multiple Access Communication System | |
| EP1887685B1 (en) | Apparatus and method of generating a plurality of synchronized radio frequency signals | |
| EP1044509B1 (en) | Transmitter of multiple frequency radio communication system | |
| EP1365602B1 (en) | Method and apparatus of multi-carrier power control of base station in broad-band digital mobile communication system | |
| US20070183304A1 (en) | Apparatus and method for digitally implementing a wideband multicarrier | |
| Meyers et al. | Synthesiser review for pan-European digital cellular radio | |
| JP2001127736A (en) | Radio frequency transmitter of cdma type mobile communication base station system | |
| US6813482B1 (en) | Radio communication apparatus and method | |
| EP1376968B1 (en) | Transceiver for wireless communication | |
| KR19980019469A (en) | Polarity Alternating Pulse Width / Code Division Multiple Access Modulation & Demodulation (PAPW / CDMA (Polarity Alternated Pulse Width / Code Division Multiple Access) Modulation & Demodulation) | |
| JP2003018231A (en) | Digital modulation transmitter | |
| JPH0335640A (en) | Orthogonal modulator | |
| KR970002957B1 (en) | Data transmission apparatus in dual-mode wideband spread spectrum cellular system | |
| JP3100018B2 (en) | Quadrature phase modulation circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19931230 |
|
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19931230 Comment text: Request for Examination of Application |
|
| PG1501 | Laying open of application | ||
| G160 | Decision to publish patent application | ||
| PG1605 | Publication of application before grant of patent |
Comment text: Decision on Publication of Application Patent event code: PG16051S01I Patent event date: 19960516 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 19960822 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 19960905 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 19960905 End annual number: 3 Start annual number: 1 |
|
| PR1001 | Payment of annual fee |
Payment date: 19990526 Start annual number: 4 End annual number: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20000525 Start annual number: 5 End annual number: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20010531 Start annual number: 6 End annual number: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20020528 Start annual number: 7 End annual number: 7 |
|
| PR1001 | Payment of annual fee |
Payment date: 20030529 Start annual number: 8 End annual number: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20040521 Start annual number: 9 End annual number: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 20050531 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20060602 Start annual number: 11 End annual number: 11 |
|
| PR1001 | Payment of annual fee |
Payment date: 20070530 Start annual number: 12 End annual number: 12 |
|
| PR1001 | Payment of annual fee |
Payment date: 20080603 Start annual number: 13 End annual number: 13 |
|
| PR1001 | Payment of annual fee |
Payment date: 20090601 Start annual number: 14 End annual number: 14 |
|
| PR1001 | Payment of annual fee |
Payment date: 20100601 Start annual number: 15 End annual number: 15 |
|
| PR1001 | Payment of annual fee |
Payment date: 20110602 Start annual number: 16 End annual number: 16 |
|
| FPAY | Annual fee payment |
Payment date: 20120601 Year of fee payment: 17 |
|
| PR1001 | Payment of annual fee |
Payment date: 20120601 Start annual number: 17 End annual number: 17 |
|
| FPAY | Annual fee payment |
Payment date: 20130531 Year of fee payment: 18 |
|
| PR1001 | Payment of annual fee |
Payment date: 20130531 Start annual number: 18 End annual number: 18 |
|
| EXPY | Expiration of term | ||
| PC1801 | Expiration of term |