[go: up one dir, main page]

KR900011155A - 전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로 - Google Patents

전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로

Info

Publication number
KR900011155A
KR900011155A KR1019880017051A KR880017051A KR900011155A KR 900011155 A KR900011155 A KR 900011155A KR 1019880017051 A KR1019880017051 A KR 1019880017051A KR 880017051 A KR880017051 A KR 880017051A KR 900011155 A KR900011155 A KR 900011155A
Authority
KR
South Korea
Prior art keywords
power supply
supply voltage
buffer circuit
input buffer
voltage fluctuation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019880017051A
Other languages
English (en)
Other versions
KR910007785B1 (ko
Inventor
김병윤
박용보
정태성
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR1019880017051A priority Critical patent/KR910007785B1/ko
Priority to US07/289,731 priority patent/US4890051A/en
Priority to JP63328076A priority patent/JPH088481B2/ja
Priority to NL8903056A priority patent/NL191426C/xx
Publication of KR900011155A publication Critical patent/KR900011155A/ko
Application granted granted Critical
Publication of KR910007785B1 publication Critical patent/KR910007785B1/ko
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/01855—Interface arrangements synchronous, i.e. using clock signals
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage
    • G05F3/247—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage producing a voltage or current as a predetermined function of the supply voltage

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Radar, Positioning & Navigation (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Automation & Control Theory (AREA)
  • Nonlinear Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
KR1019880017051A 1988-12-20 1988-12-20 전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로 Expired KR910007785B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019880017051A KR910007785B1 (ko) 1988-12-20 1988-12-20 전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로
US07/289,731 US4890051A (en) 1988-12-20 1988-12-27 CMOS input buffer stable for the variation of a power supplying voltage
JP63328076A JPH088481B2 (ja) 1988-12-20 1988-12-27 Ｃｍｏｓ入力バッファ回路
NL8903056A NL191426C (nl) 1988-12-20 1989-12-13 CMOS ingangsbuffertrap.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880017051A KR910007785B1 (ko) 1988-12-20 1988-12-20 전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로

Publications (2)

Publication Number Publication Date
KR900011155A true KR900011155A (ko) 1990-07-11
KR910007785B1 KR910007785B1 (ko) 1991-10-02

Family

ID=19280404

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880017051A Expired KR910007785B1 (ko) 1988-12-20 1988-12-20 전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로

Country Status (4)

Country Link
US (1) US4890051A (ko)
JP (1) JPH088481B2 (ko)
KR (1) KR910007785B1 (ko)
NL (1) NL191426C (ko)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3147395B2 (ja) * 1990-05-07 2001-03-19 セイコーエプソン株式会社 集積回路及び電子機器
US5019728A (en) * 1990-09-10 1991-05-28 Ncr Corporation High speed CMOS backpanel transceiver
JPH04360312A (ja) * 1991-06-06 1992-12-14 Hitachi Ltd 半導体集積回路装置と信号処理装置
JP3247402B2 (ja) * 1991-07-25 2002-01-15 株式会社東芝 半導体装置及び不揮発性半導体記憶装置
JP3122239B2 (ja) * 1992-07-23 2001-01-09 株式会社東芝 半導体集積回路
US5304872A (en) * 1992-08-10 1994-04-19 Intel Corporation TTL/CMOS input buffer operable with three volt and five volt power supplies
JP3562725B2 (ja) * 1993-12-24 2004-09-08 川崎マイクロエレクトロニクス株式会社 出力バッファ回路、および入出力バッファ回路
KR100392556B1 (ko) * 1994-01-31 2003-11-12 주식회사 하이닉스반도체 시모스회로용입력버퍼
US5554942A (en) * 1995-03-13 1996-09-10 Motorola Inc. Integrated circuit memory having a power supply independent input buffer
KR0157886B1 (ko) * 1995-07-22 1999-03-20 문정환 반도체 메모리의 입력 버퍼 회로
EP0919891B1 (de) * 1997-11-26 2004-09-29 Infineon Technologies AG Anordnung und Verfahren zur Anpassung von Ausgangstreibern von integrierten Schaltungen an die gegebenen Verhältnisse

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4453121A (en) * 1981-12-21 1984-06-05 Motorola, Inc. Reference voltage generator
JPS58207728A (ja) * 1982-05-28 1983-12-03 Nec Corp トランジスタ回路
US4472647A (en) * 1982-08-20 1984-09-18 Motorola, Inc. Circuit for interfacing with both TTL and CMOS voltage levels
US4555642A (en) * 1983-09-22 1985-11-26 Standard Microsystems Corporation Low power CMOS input buffer circuit
US4612461A (en) * 1984-02-09 1986-09-16 Motorola, Inc. High speed input buffer having substrate biasing to increase the transistor threshold voltage for level shifting
US4593212A (en) * 1984-12-28 1986-06-03 Motorola, Inc. TTL to CMOS input buffer
US4642488A (en) * 1985-09-03 1987-02-10 Codex Corporation CMOS input buffer accepting TTL level inputs
US4677321A (en) * 1985-09-10 1987-06-30 Harris Corporation TTL compatible input buffer
US4707623A (en) * 1986-07-29 1987-11-17 Rca Corporation CMOS input level shifting buffer circuit
US4763022A (en) * 1987-01-05 1988-08-09 Gte Communication Systems Corporation TTL-to-CMOS buffer

Also Published As

Publication number Publication date
NL8903056A (nl) 1990-07-16
NL191426C (nl) 1995-07-17
JPH02185116A (ja) 1990-07-19
NL191426B (nl) 1995-02-16
US4890051A (en) 1989-12-26
JPH088481B2 (ja) 1996-01-29
KR910007785B1 (ko) 1991-10-02

Similar Documents

Publication Publication Date Title
DE69123703D1 (de) Stromversorgungsschaltung
DK382687A (da) Stroemforsyningskredsloeb
DE69212600D1 (de) Netzteil mit universalen eingangsspannung
DE69415258D1 (de) Hochspannungsversorgungsschaltung
EP0348894A3 (en) Output buffer circuit used for stable voltage source
DE69214016D1 (de) Stromversorgungsschaltung
DE68911400D1 (de) Geschaltete Speisespannungsschaltung.
KR900011155A (ko) 전원공급전압 변동에 대해 안정한 씨모스 입력 버퍼회로
DE69308838D1 (de) Spannungserhöhenderschaltung mit geregelter Ausgangsspannung
KR900006907A (ko) 전압 공급 회로
KR900003962U (ko) 모니터의 출력 전압 조정 회로
KR930005758U (ko) 정전압 전원 회로
KR930016796U (ko) 전압연속 출력회로
KR930015443U (ko) 소형 정전압 파우어회로
KR920020102U (ko) 콘트롤 전압을 이용한 출력제어회로
KR900013588U (ko) 프리볼트용 콜드 정전압 회로
KR930007624U (ko) 전원의 선택 공급 회로
KR890021878U (ko) 스탠바이 전원을 이용한 전원 제어회로
KR930003241U (ko) 고압 전원장치
KR920015976U (ko) 고압 전원 회로
KR890021879U (ko) 메인 전원을 이용한 대기 전원 공급회로
KR890015003U (ko) 출력전압 안정화 회로
KR930007744U (ko) B+ 전원 시간지연 회로
KR920015831U (ko) 출력전압 단속회로
KR920010719U (ko) 고압 전원 회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 16

FPAY Annual fee payment

Payment date: 20071001

Year of fee payment: 17

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 17

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20081003

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20081003

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000