KR900003106Y1 - Noise Reduction Circuit of Video Signal - Google Patents
Noise Reduction Circuit of Video Signal Download PDFInfo
- Publication number
- KR900003106Y1 KR900003106Y1 KR2019860017181U KR860017181U KR900003106Y1 KR 900003106 Y1 KR900003106 Y1 KR 900003106Y1 KR 2019860017181 U KR2019860017181 U KR 2019860017181U KR 860017181 U KR860017181 U KR 860017181U KR 900003106 Y1 KR900003106 Y1 KR 900003106Y1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- noise
- video signal
- band
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/14—Picture signal circuitry for video frequency region
- H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
- H04N5/213—Circuitry for suppressing or minimising impulsive noise
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Picture Signal Circuits (AREA)
Abstract
내용 없음.No content.
Description
첨부한 도면은 본 고안에 따른 회로도이다.The accompanying drawings are circuit diagrams according to the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 대역 선택부 2 : 잡음 걸출부1: Band selector 2: Noise canceling unit
3 : 스위칭부 4 : 잡음 제거부3: switching unit 4: noise canceling unit
본 고안은 영상신호의 잡음 제거회로에 관한 것으로, 특히 영상신호의 각 주파수 대역별로 잡음을 제거함으로써 신호대 잡음비를 향상시킨 영상신호의 잡음 제거회로에 관한 것이다.The present invention relates to a noise canceling circuit of a video signal, and more particularly, to a noise canceling circuit of a video signal in which a signal-to-noise ratio is improved by removing noise for each frequency band of the video signal.
종래의 경우에는 영상신호중의 잡음을 제거함에 있어 각 대역별로 하지 않고 전체대역에 걸쳐 일괄적으로 처리해 주었기 때문에 신호대 잡음비가 별로 높지 못하게 되는 단점이 있었다.In the conventional case, there is a disadvantage in that the signal-to-noise ratio is not very high because the noise in the video signal is processed in the entire band instead of in each band.
본 고안은 이와 같은 종래의 단점을 감안하여, 영상신호의 여러 주파수 대역별로 해당 대역의 잡음신호를 제거함으로써 영상신호중의 다양한 잡음을 효과적으로 제거하여 신호대 잡음비를 향상시킬 수 있도록 안출한 것으로, 첨부한 도면에 의해 이를 상세히 설명하면 다음과 같다.The present invention has been made to improve the signal-to-noise ratio by effectively removing various noises in the video signal by removing the noise signal of the corresponding band for various frequency bands of the video signal in view of the conventional disadvantages. By explaining this in detail as follows.
첨부한 도면은 본 고안에 따른 회로도로서 이에 도시한 바와 같이 영상신호 입력단자(Vi)는 밴드패스필터(1)의 입력측에 접속함과 아울러 지연부(TDA)를 통해 (SW31) ,(SW32) , (SW41-SWC4N)에 접속하고, 클럭펄스 입력단자(CLK)는 상기 밴드패스필터(1)의 스위치(SW11-SW1N)의 제어단자에 지연부(TD1-TD8-1)를 통해 접속함과 아울러 지연부(TD8)(TD'1-TDN-1)를 통해 앤드게이트(AND1-ANDN)의 일측입력단자에 접속하며, 상기 밴드패스필터(1)의 출력측은 비반전 입력단자(+) 및 반전입력단자(-)에 기준전압단자(Vref1)(Vref2)가 접속된 비교기(OP1)(OP2)의 반전입력단자(-) 및 비반전입력단자(+)에 접속하고, 그 비교기(OP1)(OP2)의 출력단자는 앤드게이트(AND21)의 입력단자에 접속하여 잡음 검출부(2)을 구성하며, 그 잡음 검출부(2)의 출력측은 상기 스위치(SW32)의 제어단자에 접속함과 아울러 인버터(I1)를 통해 스위치(SW31)의 제어단자에 접속하여 스위칭부(3)를 구성하며, 또한 그 앤드게이트(AND21)의 출력은 상기 앤드게이트(AND1-ANDN)의 타측 입력단자 접속하여 그 앤드게이트(AND1-ANDN)의 출력측은 상기 스위치(SW41-SW4N)의 제어단자에 접속하고, 그 스위치(SW41-SW4N)는 코일(L1-L8)을 각기 통해 트랩 회로(TRAP)에 접속하여 잡음제거부(4)를 구성한 것으로, 이와 같이 구성된 본 고안의 작용 및 효과를 상세히 설명하면 다음과 같다.The accompanying drawings are a circuit diagram according to the present invention. As shown therein, the video signal input terminal Vi is connected to the input side of the band pass filter 1 and through the delay unit TD A (SW 31 ), ( SW 32), (SW 41 -SWC connected to 4N), and the clock pulse input terminal (CLK) is the band-pass filter 1 of the switch (SW 11 -SW 1N) delay section (TD 1 -TD to the control terminal of the 8-1 ), and is connected to one input terminal of the AND gate (AND 1 -AND N ) through the delay unit (TD 8 ) (TD ' 1- TD N-1 ), the band pass filter ( The output side of 1) is the inverting input terminal (-) of the comparator OP 1 (OP 2 ), to which the reference voltage terminal Vref 1 (Vref 2 ) is connected to the non-inverting input terminal (+) and the inverting input terminal (-). And a non-inverting input terminal (+), and an output terminal of the comparator OP 1 (OP 2 ) is connected to an input terminal of the AND gate AND 21 to form a noise detector 2, and the noise detector ( 2) is the output side of the switch (SW 32) Connected to the control terminal also and as well be connected to the control terminal of the switch (SW 31) via an inverter (I 1) and constituting the switching part 3, and the output of the AND gate (AND 21) to the gate (AND the end 1, the output side of the other input terminal connected to the aND gate (aND 1 -AND N) of -AND N) is, and the switch (SW 41 -SW 4N) connected to the control terminal of the switch (SW 41 -SW 4N) is The noise canceling unit 4 is configured by connecting the coils L 1 to L 8 to the trap circuit TRAP, respectively. The operation and effects of the present invention configured as described above will be described in detail as follows.
영상신호 입력단자(Vi)에 영상신호가 입력될 때 클럭신호 입력단자(CLK)에 일정클럭신호가 입력되면, 이 입력클럭신호는 지연부(TD1-TDN-1)를 통해 밴드패스필터(1)의 각 스위치(SW11-SW1N)제어단자에 입력되고, 이에 따라 밴드패스필터의 대역폭은 각 스위치의 순차적 접속에 따라 달라지게 된다. 이와 같이 입력 영상신호는 밴드 패스필터(1)를 통해 일정대역의 신호만 선택 출력되게 되고 이 출력신호는 잡음검출을 위한 최대기준전압(Vref1)과 최저기준전압(Vref2)이 비반적 입력단자(+) 및 반전 입력단자(-)에 각기 접속된 잡음검출부(2)내 비교기(OP1)(OP2)의 반전입력단자(-) 및 비반전 입력단자(+)에 입력되게 된다.When a certain clock signal is input to the clock signal input terminal CLK when the video signal is input to the video signal input terminal Vi, the input clock signal is passed through the delay unit TD 1 -TD N-1 . Input to the control terminal of each switch (SW 11- SW 1N ) of (1), the bandwidth of the band pass filter is changed according to the sequential connection of each switch. In this way, the input video signal is selected and output only a signal of a certain band through the band pass filter (1), the output signal is inversely input the maximum reference voltage (Vref 1 ) and the lowest reference voltage (Vref 2 ) for noise detection It is input to the inverting input terminal (-) and the non-inverting input terminal (+) of the comparator (OP 1 ) (OP 2 ) in the noise detection unit 2 respectively connected to the terminal (+) and the inverting input terminal (-).
이 입력신호는 잡음검출부(2)에서 잡음검출에 대한 최대 기준전압(Vref1)보다 크거나, 최저 기준전압(Vref2)보다 작은 신호에 해당되면, 해당비교기(OP1)(OP2)로부터 저전위신호가 출력되므로 앤드게이트(AND21)으로 저전위가 출력되어 입력 영상신호의 해당대역에는 잡음신호가 없음을 나타나게 된다.When the input signal corresponds to a signal that is greater than the maximum reference voltage Vref 1 or less than the minimum reference voltage Vref 2 for noise detection in the noise detector 2, the corresponding comparator OP 1 OP 2 Since the low potential signal is output, the low potential is output to the AND gate AND 21 , indicating that there is no noise signal in the corresponding band of the input image signal.
이와 같이하여 앤드게이트(AND31)의 출력 저전위 신호는 인버터(I1)를 통해 고전위로 반전되어 스위치(SW31)의 제어단자에 인가되어 그 스위치를 단락시키게 되고, 이에 따라 지연부(TDA)를 통한 입력영상신호는 상기스위치(SW31)를 통해 정상출력되게 된다. 즉, 입력영상신호에서 잡음신호가 없는 대역의 영상신호는 지연부(TDA)를 통해 스위치(SW31)의 단락시간과 시간동기되어 그대로 출력되게 되는 것이다.In this way, the output low potential signal of the AND gate AND 31 is inverted to high potential through the inverter I 1 and applied to the control terminal of the switch SW 31 to short-circuit the switch. Accordingly, the delay unit TD The input video signal through A ) is normally output through the switch SW 31 . That is, the video signal of the band in which there is no noise signal in the input video signal is output as it is synchronized with the short time of the switch SW 31 through the delay unit TD A.
그러나 밴드 패스필터(1)를 통해 선택된 해당 대역의 영상신호가 잡음검출에 대한 최고기준전압과 최저기준전압(Vref2)사이에 해당하게 되면, 양 비교기(OP1)(OP2)로부터 고전위 신호가 출력되어 앤드게이트(AND21)에 인가되므로 그 앤드게이트(AND21)를 통해 고전위가 신호가 출력되어 입력 영상신호의 선택된 해당대역에 잡음신호가 있음을 나타나게 된다. 이와 같이 선택된 해당대역에 잡음신호가 있음을 나타나게 된다. 이와 같이 선택된 해당대역에 잡음신호가 있어 잡음검출부(2)의 앤드게이트(AND21)로부터 고전위 신호가 출력되면, 이 고전위 신호는 앤드게이드(AND1-ANDN)의 일측 입력단자에 인가되고, 이때 상기 클럭신호가 지연부(TD8,TD'1-TD'N-1)를 통해 앤드게이트(AND1-ANDN)의 타측 입력단자에 순차적으로 입력되는 바, 가령 밴드패스필터(1)의 스위치(SW11)가 접속될 때 선택된 제1대역의 영상신호가 잡음검출부(2)를 통해 잡음신호가 있는 것으로 판별되어 앤드게이트(AND21)로부터 고전위 신호가 출력될 때, 클럭신호가 지연부(TDB)를 통해 상기 앤드게이트(AND1)에 동시 입력되게 하면, 그 앤드게이트(AND1)로부터 고전위가 출력되어 스위치(SW41)의 제어단자에 인가되므로 그 스위치(SW41)가 단락되어 지연부(TDA)를 통한 영상신호는 코일(L1) 및 트랩회로(TRAP)를 통해 잡음신호가 제거되고 이와 같은 잡음이 제거된 영상신호는 앤드게이트(AND21)의 고전위 신호에 의해 단락된 스위치(SW32)를 통해 출력된다.However, if the video signal of the corresponding band selected through the band pass filter 1 falls between the highest reference voltage and the lowest reference voltage Vref 2 for noise detection, the high potential from both comparators OP 1 and OP 2 is increased. is applied to the signal, the output AND gate (AND 21), so that via the AND gate (AND 21) is a high potential signal is output is displayed that the noise signal in the selected band of the input video signal. This indicates that there is a noise signal in the selected band. When the high-frequency signal is output from the AND gate AND 21 of the noise detector 2 due to the noise signal in the selected band as described above, the high-potential signal is applied to one input terminal of the AND gate (AND 1 -AND N ). In this case, the clock signal is sequentially input to the other input terminal of the AND gate AND 1 -AND N through the delay units TD 8 and TD ' 1 -TD' N-1 , for example, a band pass filter ( When the video signal of the first band selected when the switch SW 11 of 1) is connected is determined to have a noise signal through the noise detector 2 and a high potential signal is output from the AND gate AND 21 , the clock When a signal is simultaneously input to the AND gate AND 1 through the delay unit TD B , a high potential is output from the AND gate AND 1 and applied to the control terminal of the switch SW 41 , so that the switch ( SW 41 ) is short-circuited so that the video signal through the delay unit TD A is transmitted to the coil L 1 and the trap circuit TRAP. The noise signal is removed and the video signal from which the noise is removed is output through the switch SW 32 shorted by the high potential signal of the AND gate AND 21 .
이와 같이 클럭신호에 따라 밴드패스필터(1)의 스위치(SW11-SW1N)가 순차적으로 접속되고 이에 의해 잡음 검출부(2)로부터 신호가 출력되는 시간에 동기되어 앤드게이트(AND1-ANDN)의 일측 입력단자에 클럭신호의 고전위가 순차적으로 인가하게 하여 특정 대역이 선택되었을 때 그 대역의 잡음신호를 제거할수 있게 하는 것이다.In this way, the switches SW 11 to SW 1N of the band pass filter 1 are sequentially connected according to the clock signal, thereby synchronizing with the time when the signal is output from the noise detector 2 and the AND gate AND 1 to AND N. The high potential of the clock signal is sequentially applied to one input terminal of the C) so that the noise signal of the band is removed when a specific band is selected.
이상에서 설명한 바와 같이 본 고안은 영상신호의 각 대역별로 잡음신호를 검출하여 제거해줌으로써 신호대 잡음비가 개선된 깨끗한 영상신호를 얻을 수 있는 효과가 있게된다.As described above, the present invention detects and removes a noise signal for each band of an image signal, thereby providing an effect of obtaining a clear image signal having an improved signal-to-noise ratio.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019860017181U KR900003106Y1 (en) | 1986-11-05 | 1986-11-05 | Noise Reduction Circuit of Video Signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019860017181U KR900003106Y1 (en) | 1986-11-05 | 1986-11-05 | Noise Reduction Circuit of Video Signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR880010973U KR880010973U (en) | 1988-07-29 |
| KR900003106Y1 true KR900003106Y1 (en) | 1990-04-14 |
Family
ID=19256825
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019860017181U Expired KR900003106Y1 (en) | 1986-11-05 | 1986-11-05 | Noise Reduction Circuit of Video Signal |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR900003106Y1 (en) |
-
1986
- 1986-11-05 KR KR2019860017181U patent/KR900003106Y1/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| KR880010973U (en) | 1988-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0176596B1 (en) | Analog input circuit | |
| ATE169432T1 (en) | CIRCUIT ARRANGEMENT FOR ADJACENT CHANNEL DETECTION AND SUPPRESSION | |
| KR840005955A (en) | Signal separation system | |
| ATE95366T1 (en) | ARRANGEMENT FOR REDUCING NOISE AND CROSS-COLOR TALK IN TELEVISION SIGNALS. | |
| KR900003106Y1 (en) | Noise Reduction Circuit of Video Signal | |
| EP0375285A2 (en) | Extraneous frequency detector | |
| RU99100372A (en) | PARTIALLY SUPPRESSED LATERAL STRIP DETECTION SYSTEM WITH COMBED FILTER | |
| MY116107A (en) | 2-line yc separation device | |
| KR950004854Y1 (en) | Broadcast Pilot Signal Discrimination Stabilization Circuit | |
| US20020080953A1 (en) | Dtmf decoder | |
| SU1566513A2 (en) | Device for filtering television signal | |
| JPS61225980A (en) | Pulse noise eliminating circuit | |
| JPS61150473A (en) | Noise eliminator | |
| KR960008166Y1 (en) | Circuit for reducing sound buzz | |
| SU1192165A2 (en) | Device for filtering television signal | |
| RU1798925C (en) | Radio receiver with input circuit protection | |
| KR900004468B1 (en) | Tone decoder in exchanges | |
| JPS54149424A (en) | Signal detector of television receiver | |
| KR900015558A (en) | Color carrier wave shaping circuit for video signal encoding | |
| JPS6154317B2 (en) | ||
| JPH0730472A (en) | Diversity antenna switching control circuit | |
| SU1218472A2 (en) | Adaptive device for coherent processing of multifrequency signals | |
| JPH0110039Y2 (en) | ||
| KR890006334Y1 (en) | Intermediate frequency circuit for multi-system sound receiver | |
| SU974403A2 (en) | Device for separating signals of tone call and speech |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| UA0108 | Application for utility model registration |
St.27 status event code: A-0-1-A10-A12-nap-UA0108 |
|
| UA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-UA0201 |
|
| UG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-UG1501 |
|
| E902 | Notification of reason for refusal | ||
| UE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-UE0902 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| UG1604 | Publication of application |
St.27 status event code: A-2-2-Q10-Q13-nap-UG1604 |
|
| E701 | Decision to grant or registration of patent right | ||
| UE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-UE0701 |
|
| REGI | Registration of establishment | ||
| UR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-UR0701 |
|
| UR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-UR1002 Fee payment year number: 1 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 4 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 5 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 6 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 7 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 8 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 9 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 10 |
|
| UN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-UN2301 St.27 status event code: A-5-5-R10-R11-asn-UN2301 |
|
| UN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-UN2301 St.27 status event code: A-5-5-R10-R11-asn-UN2301 |
|
| FPAY | Annual fee payment |
Payment date: 20000331 Year of fee payment: 11 |
|
| UR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-UR1001 Fee payment year number: 11 |
|
| UN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-UN2301 St.27 status event code: A-5-5-R10-R11-asn-UN2301 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| UC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-UC1903 Not in force date: 20010415 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| UC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-UC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20010415 |
|
| UN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-UN2301 St.27 status event code: A-5-5-R10-R11-asn-UN2301 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |